A Co-Design Method for Parallel Image Processing Accelerator based on DSP and FPGA

被引：2
|
作者：
Wang, Ze [1 ]
Weng, Kaijian [1 ]
Cheng, Zhao [2 ]
Yan, Luxin [1 ]
Guan, Jing [1 ]
机构：
[1] Huazhong Univ Sci & Technol, State Key Lab Multispectral Informat Proc Technol, Inst Pattern Recognit & AI, Wuhan 430074, Peoples R China
[2] CAST, Inst Manned Space Syst Engn, Beijing 100094, Peoples R China
来源：
MIPPR 2011: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING | 2011年 / 8005卷
基金：
中国国家自然科学基金;
关键词：
Image processing accelerator; co-design method; parallel architecture; coprocessor;
D O I：
10.1117/12.901244
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present a co-design method for parallel image processing accelerator based on DSP and FPGA. DSP is used as application and operation subsystem to execute the complex operations, and in which the algorithms are resolving into commands. FPGA is used as co-processing subsystem for regular data-parallel processing, and operation commands and image data are transmitted to FPGA for processing acceleration. A series of experiments have been carried out, and up to a half or three quarter time is saved which supports that the proposed accelerator will consume less time and get better performance than the traditional systems.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] OpenCL-based Hardware-Software Co-design Methodology for Image Processing Implementation on Heterogeneous FPGA Platform
    Ayat, Sayed Omid
    Khalil-Hani, Mohamed
    Bakhteri, Rabia
    PROCEEDINGS 5TH IEEE INTERNATIONAL CONFERENCE ON CONTROL SYSTEM, COMPUTING AND ENGINEERING (ICCSCE 2015), 2015, : 36 - 41
  • [22] Deep Neural Network Model and FPGA Accelerator Co-Design: Opportunities and Challenges
    Hao, Cong
    Chen, Deming
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1413 - 1416
  • [23] Definition of a dsp/fpga co-design platform to implement applications described in simulink
    Ivan Marin, Jorge
    Lopez, Alexander
    James Quintero, Jhon
    REVISTA DE INVESTIGACIONES-UNIVERSIDAD DEL QUINDIO, 2009, 19 : 79 - 85
  • [24] Design of a parallel processing system based on DSP
    Xiong, X
    Wu, Y
    Hu, WD
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 7, 2005, : 674 - 677
  • [25] A method of image multi-resolution processing based on FPGA plus DSP architecture
    Peng, Xiaohan
    Zhong, Sheng
    Lu, Hongqiang
    AOPC 2015: IMAGE PROCESSING AND ANALYSIS, 2015, 9675
  • [26] FPGA Implementation for GPR Signal Processing Based on HW/SW Co-Design Architecture
    Srimuk, Pachara
    Boonpoonga, Akkarat
    Burintramart, Santana
    2015 IEEE CONFERENCE ON ANTENNA MEASUREMENTS & APPLICATIONS (CAMA), 2015,
  • [27] FPGA integrated co-design
    Haskell, RE
    Hanna, DM
    2001 International Conference on Microelectronic Systems Education, Proceedings: DESIGNING MICROSYSTEMS IN THE NEW MILLENNIUM, 2001, : 30 - 31
  • [28] A platform for co-design and co-synthesis based on FPGA
    Mosanya, E
    Goeke, M
    Linder, J
    Perrier, JY
    Rampogna, F
    Sanchez, E
    SEVENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1996, : 11 - 16
  • [29] A PC-Based accelerator for parallel image processing
    Khonsari, A
    Kabiri, S
    Fathi, M
    Ould-Khaoua, M
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2361 - 2365
  • [30] A parallel image processing system based on DSP Arrays
    Zhi, L
    Wei, Z
    Shu, C
    DCABES 2004, Proceedings, Vols, 1 and 2, 2004, : 915 - 916
12345