A Co-Design Method for Parallel Image Processing Accelerator based on DSP and FPGA

被引：2

作者：

Wang, Ze ^{[1
]}

Weng, Kaijian ^{[1
]}

Cheng, Zhao ^{[2
]}

Yan, Luxin ^{[1
]}

Guan, Jing ^{[1
]}

机构：

[1] Huazhong Univ Sci & Technol, State Key Lab Multispectral Informat Proc Technol, Inst Pattern Recognit & AI, Wuhan 430074, Peoples R China

[2] CAST, Inst Manned Space Syst Engn, Beijing 100094, Peoples R China

来源：

MIPPR 2011: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING | 2011年 / 8005卷

基金：

中国国家自然科学基金;

关键词：

Image processing accelerator; co-design method; parallel architecture; coprocessor;

D O I：

10.1117/12.901244

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present a co-design method for parallel image processing accelerator based on DSP and FPGA. DSP is used as application and operation subsystem to execute the complex operations, and in which the algorithms are resolving into commands. FPGA is used as co-processing subsystem for regular data-parallel processing, and operation commands and image data are transmitted to FPGA for processing acceleration. A series of experiments have been carried out, and up to a half or three quarter time is saved which supports that the proposed accelerator will consume less time and get better performance than the traditional systems.

引用

页数：6

共 50 条

[1] Acceleration of image processing algorithms based on a Single Board Computer and FPGA co-design
Kokotis, Petros
Vourvoulakis, John
2022 11TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2022,
[2] Aerial image parallel processing system based on FPGA+DSP
Lei, Haijun
Li, Dehua
Xue, Lei
Guan, Jinghuo
Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2002, 30 (11):
[3] The Research and Design of Image Processing System Based on FPGA and DSP
Chen, SuHua
Shu, ZhiMeng
Fang, Xu
ADVANCED RESEARCH ON MATERIAL SCIENCE, ENVIROMENT SCIENCE AND COMPUTER SCIENCE III, 2014, 886 : 556 - +
[4] Co-design and Implementation of Image Recognition Based on ARM and FPGA
Qu, Yuan
Chen, Yixiang
Chen, Wenjie
EMBEDDED SYSTEMS TECHNOLOGY, ESTC 2017, 2018, 857 : 141 - 153
[5] A Template-based Methodology for Efficient Microprocessor and FPGA Accelerator Co-Design
Kritikakou, Angeliki
Catthoor, Francky
Athanasiou, George S.
Kelefouras, Vasilios
Goutis, Costas
2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 15 - 22
[6] Co-Design of Algorithm and FPGA Accelerator for Conditional Independence Test
Guo, Ce
Luk, Wayne
Warren, Alexander
Levine, Joshua
Brookes, Peter
2023 IEEE 34TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP, 2023, : 102 - 109
[7] Design of electronic image stabilization processing system based on DSP and FPGA
Xie, Mengdi
Cheng, Xuemin
Hao, Qun
2015 3RD INTERNATIONAL CONFERENCE ON MANUFACTURING ENGINEERING AND TECHNOLOGY FOR MANUFACTURING GROWTH (METMG 2015), 2015, : 118 - 122
[8] A DSP/FPGA-based parallel architecture for real-time image processing
Yan, Luxin
Zhang, Tianxu
Zhong, Sheng
WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 610 - 610
[9] PipeFL: Hardware/Software co-Design of an FPGA Accelerator for Federated Learning
Wang, Zixiao
Che, Biyao
Guo, Liang
Du, Yang
Chen, Ying
Zhao, Jizhuang
He, Wei
IEEE ACCESS, 2022, 10 : 98649 - 98661
[10] A hardware/software co-design method of ITS image processing development
Endo, Y
Koizumi, H
SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS: WORKSHOPS, PROCEEDINGS, 2000, : 415 - 420

← 1 2 3 4 5 →