An approach to the synthesis of HW and SW in codesign

被引：0

作者：

Carchiolo, V

Malgeri, M

Mangioni, G

机构：

来源：

PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97) | 1997年

关键词：

D O I：

10.1109/HSC.1997.584599

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The main aim of codesign is to be able to design whole system without excessive preliminary constraints on the mapping or partitioning of the hardware and software parts. At present, given the availability of CAD tools and hardware devices, the sector which seems to offer most prospects of codesign methodology application is that of embedded systems. This paper presents a codesign approach based on the formal technique called TTL. It shows how the synthesis of both the HW and SW modules described by TTL into RTL or C respectively can be performed thanks to a semantic based translation.

引用

页码：173 / 177

页数：3

共 50 条

[21] Various paths taken to accelerate advances in HW/SW codesign
Comput Des, 9 (24):
[22] HW/SW codesign of the H.263 video coder
Ben Atitallah, A.
Kadionik, P.
Ghozzi, F.
Nouel, P.
Masmoudi, N.
Levi, H.
2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 589 - +
[23] Teaching HW/SW codesign with a Zynq ARM/FPGA SoC
Balasch, Josep
Beckers, Arthur
Bozilov, Dusan
Roy, Sujoy Sinha
Turan, Furkan
Verbauwhede, Ingrid
2018 12TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2018, : 63 - 66
[24] Automatic generation of a simulation compiler by a HW/SW codesign system
Yanagisawa, H
Uehara, M
Mori, H
15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 53 - 59
[25] Protocol selection and interface generation for HW-SW codesign
Inst Natl Polytechnique de Grenoble, Grenoble, France
IEEE Trans Very Large Scale Integr VLSI Syst, 1 (136-144):
[26] FRIDGE: An interactive code generation environment for HW/SW codesign
Willems, M
Bursgens, V
Grotker, T
Meyr, H
1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 287 - 290
[27] Integration of SDL and VHDL for HW/SW codesign of communication systems
Dou, C
23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 188 - 198
[28] Exploring HW/SW Codesign of AES Algorithm Using Custom Instructions
Lin, Kuan Jen
Hsiao, Chin-Mu
Jhan, Ching Hung
ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 970 - 973
[29] A compiler generation method for HW/SW codesign based on configurable processors
Kobayashi, Shinsuke
Mita, Kentaro
Takeuchi, Yoshinori
Imai, Masaharu
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (12) : 2586 - 2595
[30] A HW/SW codesign framework based on distributed DSP virtual machines
Kreiner, C
Steger, C
Teiniker, E
Weiss, R
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 212 - 219

← 1 2 3 4 5 →