An approach to the synthesis of HW and SW in codesign

被引：0
|
作者：
Carchiolo, V
Malgeri, M
Mangioni, G
机构：
来源：
PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97) | 1997年
关键词：
D O I：
10.1109/HSC.1997.584599
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The main aim of codesign is to be able to design whole system without excessive preliminary constraints on the mapping or partitioning of the hardware and software parts. At present, given the availability of CAD tools and hardware devices, the sector which seems to offer most prospects of codesign methodology application is that of embedded systems. This paper presents a codesign approach based on the formal technique called TTL. It shows how the synthesis of both the HW and SW modules described by TTL into RTL or C respectively can be performed thanks to a semantic based translation.
引用
收藏
页码：173 / 177
页数：3
相关论文
共 50 条
  • [41] Optimizing HW/SW codesign towards reliability for critical-application systems
    Vargas, F
    Bezerra, E
    Wulff, L
    Barros, D
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 52 - 57
  • [42] Design of a development platform for HW/SW codesign of wireless integrated sensor nodes
    Virk, K
    Madsen, J
    Lorentzen, AV
    Leopold, M
    Bonnet, P
    Hansen, M
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 254 - 260
  • [43] Design methodology for partial dynamic reconfiguration: a new degree of freedom in the HW/SW codesign
    Santambrogio, Marco D.
    Sciuto, Donatella
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3524 - 3531
  • [44] Implementation issues of neuro-fuzzy hardware: Going toward HW/SW codesign
    Reyneri, LM
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (01): : 176 - 194
  • [45] An FPGA implementation of HW/SW codesign architecture for H.263 video coding
    Ben Atitallah, Ahmed
    Kadionik, Patrice
    Ghozzi, Fahmi
    Nouel, Patrice
    Masmoudi, Nouri
    Levi, Herve
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2007, 61 (09) : 605 - 620
  • [46] HW/SW Codesign and FPGA Acceleration of Visual Odometry Algorithms for Rover Navigation on Mars
    Lentaris, George
    Stamoulias, Ioannis
    Soudris, Dimitrios
    Lourakis, Manolis
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2016, 26 (08) : 1563 - 1577
  • [47] A Moving Window Architecture for a HW/SW Codesign Based Canny Edge Detection for FPGA
    Amaricai, A.
    Boncalo, O.
    Iordate, M.
    Marinescu, B.
    2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2012, : 393 - 396
  • [48] Timing-driven HW/SW codesign based on task structuring and process timing simulation
    Ramanathan, D
    Dasdan, A
    Gupta, R
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 203 - 207
  • [49] Timing-driven HW/SW codesign based on task structuring and process timing simulation
    Ramanathan, Dinesh
    Dasdan, Ali
    Gupta, Rajesh
    Hardware/Software Codesign - Proceedings of the International Workshop, 1999, : 203 - 207
  • [50] Cluster-based Prototype Learning System for Multiple Applications with Flexible HW/SW Codesign
    An, Fengwei
    Mattausch, Hans Juergen
    2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 416 - 419
12345