Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology

被引：0
|
作者：
Li, Hong-Chen [1 ]
Xiao, Li-Yi [1 ]
Li, Jie [1 ]
Liu, He [1 ]
机构：
[1] Harbin Inst Technol, Microelect Ctr, Harbin 150001, Heilongjiang, Peoples R China
来源：
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2019年
关键词：
LATCH DESIGN; CELL;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We proposed a novel High Performance and Cost Effective (HPCE) soft error resilient Flip-Flop (FF) in 65nm technology in this paper. By adding XOR gates and the shadow latch controlled by pulsed clock, the proposed FF can detect and correct the SETs, the SEUs, and the TEs on the fly. Simulation results have indicated that compared with other state of the art soft error hardened FFs, the HPCE FF has higher reliability, lower cost and higher performance.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Design a Low-Power D Flip-Flop Using the 0.18 mu m CMOS Technology
    Gupta, Suvigya
    Saxena, Nikhil
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2018, 13 (04): : 287 - 293
  • [32] Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology
    Jagannathan, S.
    Loveless, T. D.
    Bhuva, B. L.
    Wen, S. -J.
    Wong, R.
    Sachdev, M.
    Rennie, D.
    Massengill, L. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 3033 - 3037
  • [33] Low cost and highly reliable hardened latch design for nanoscale CMOS technology
    Nan, Haiqing
    Choi, Ken
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 1209 - 1214
  • [34] High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
    Shaikh, Jahangir
    Rahaman, Hafizur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [35] An MTJ-based non-volatile flip-flop for high-performance SoC
    Jung, Youngdon
    Kim, Jisu
    Ryu, Kyungho
    Kim, Jung Pill
    Kang, Seung H.
    Jung, Seong-Ook
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (04) : 394 - 406
  • [36] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Mirzaee, Reza Faghih
    Zare, Mahdi
    MICROELECTRONICS JOURNAL, 2021, 113
  • [37] Ultra-Low-Power Compact TFET Flip-Flop Design for High-Performance Low Voltage Applications
    Gupta, Navneet
    Makosiej, Adam
    Vladimirescu, Andrei
    Amara, Amara
    Anghel, Costin
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 107 - 112
  • [38] Design and Analysis of TSPC D flip-flop Based High Speed Frequency Divider Using 32 nm CMOS Technology
    Agrawal, Abhishek
    Saxena, Nikhil
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2019, 14 (2-3): : 185 - 200
  • [39] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Faghih Mirzaee, Reza
    Zare, Mahdi
    Microelectronics Journal, 2021, 113
  • [40] A High Performance Scan Flip-Flop Design for Serial and Mixed Mode Scan Test
    Ahlawat, Satyadev
    Tudu, Jaynarayan
    Matrosova, Anzhela
    Singh, Virendra
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 233 - 238
12345