DC-62 GHz 4-Phase 25% Duty Cycle Quadrature Clock Generator

被引:0
|
作者
Weiss, Naftali [1 ]
Shopov, Stefan [1 ]
Schvan, Peter [2 ]
Chevalier, Pascal [3 ]
Cathelin, Andreia [3 ]
Voinigescu, Sorin P. [1 ]
机构
[1] Univ Toronto, ECE Dept, 10 Kings Coll Rd, Toronto, ON M5S 3G4, Canada
[2] Ciena Corp, Ottawa, ON, Canada
[3] STMicroelectronics, F-38926 Crolles, France
关键词
CML; divider; non-overlapping clocks; quadrature phase generator; SiGe BiCMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A process-, temperature-and supply-insensitive DC-to-62GHz 4-phase quadrature generator for clock signals with 25% duty cycle was manufactured in a production 55-nm SiGe BiCMOS technology. The purely digital circuit is based on a 2.5V bipolar-CML static divider, AND gates and inverter stages, and operates with input signals from DC to 124 GHz while consuming 178 mW. Measurements were conducted with 63-GHz and 100-GHz bandwidth real-time oscilloscopes. The measured self-oscillation frequency of the static divider in the generator was 98.8 GHz, compared to 93 GHz in simulation. The measured output signals remained in quadrature up to 62 GHz. The measured duty cycle is 25-26% up to 30 GHz and increases up to 33% at 50 GHz, beyond which measurements are impacted by the limited bandwidth of the oscilloscope. The simulated duty cycle was lower than 28% up to 62 GHz.
引用
收藏
页数:4
相关论文
共 24 条
  • [1] A LTE Digital Mixer with 25% Duty Quadrature 4-phase clocks
    Shao, Haijun
    Fan, Dan
    Xue, Pan
    Zhang, Hongguang
    Shen, Yilei
    Huang, Yumei
    Guo, Gan
    Hong, Zhiliang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 104 - 107
  • [2] SIMPLE 4-PHASE CLOCK PULSE GENERATOR
    SASTRY, JV
    ELECTRONIC ENGINEER, 1971, 30 (02): : 58 - &
  • [3] PLD IMPLEMENTS FAST 4-PHASE CLOCK GENERATOR
    JACKSON, S
    EDN, 1994, 39 (22) : 83 - 83
  • [4] 200-GS/s ADC Front-End Employing 25% Duty Cycle Quadrature Clock Generator
    Weiss, Naftali
    Cooke, Gregory
    Schvan, Peter
    Chevalier, Pascal
    Cathelin, Andreia
    Voinigescu, Sorin P.
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 483 - 486
  • [5] DLL-based 4-phase duty-cycle and phase correction circuit for high frequency clock tree
    Song, Jaewoo
    Shin, Hee-Am
    Kim, Soo-Won
    2016 7TH INTERNATIONAL CONFERENCE ON MECHANICAL, INDUSTRIAL, AND MANUFACTURING TECHNOLOGIES (MIMT 2016), 2016, 54
  • [6] A 10GHz analog phase interpolator based on a novel quadrature clock generator
    Zhi, Xiaoting
    Gai, Weixin
    Tang, Liangxiao
    Shi, Linqi
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 187 - 190
  • [7] A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator
    Chae, Joo-Hyung
    Ko, Hyeongjun
    Park, Jihwan
    Kim, Suhwan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (04) : 978 - 982
  • [8] A 2.4 mW 2.5 GHz multi-phase clock generator with duty cycle imbalance correction in 0.13 μm CMOS
    Fang, Yun
    Yu, Xiao-Peng
    Shi, Zheng
    Yeo, Kiat Seng
    INTEGRATION-THE VLSI JOURNAL, 2018, 63 : 87 - 92
  • [9] A 4-to-18GHz Active Poly Phase Filter Quadrature Clock Generator with Phase Error Correction in 5nm CMOS
    Chen, Wei-Chih
    Wen, Chin-Hua
    Fu, Chin-Ming
    Tsai, Tsung-Hsien
    Chen, Yu-Chi
    Huang, Wen-Hung
    Tsai, Chien-Chun
    Loke, Alvin L. S.
    Hsieh, Kenny C-H
    2020 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2020,
  • [10] The new approach of programmable pseudo fractional-N clock generator for GHz operation with 50% duty cycle
    Yang, WB
    Kuo, SC
    Chu, YH
    Cheng, KH
    Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 3, 2005, : 193 - 196