DC-62 GHz 4-Phase 25% Duty Cycle Quadrature Clock Generator

被引:0
|
作者
Weiss, Naftali [1 ]
Shopov, Stefan [1 ]
Schvan, Peter [2 ]
Chevalier, Pascal [3 ]
Cathelin, Andreia [3 ]
Voinigescu, Sorin P. [1 ]
机构
[1] Univ Toronto, ECE Dept, 10 Kings Coll Rd, Toronto, ON M5S 3G4, Canada
[2] Ciena Corp, Ottawa, ON, Canada
[3] STMicroelectronics, F-38926 Crolles, France
关键词
CML; divider; non-overlapping clocks; quadrature phase generator; SiGe BiCMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A process-, temperature-and supply-insensitive DC-to-62GHz 4-phase quadrature generator for clock signals with 25% duty cycle was manufactured in a production 55-nm SiGe BiCMOS technology. The purely digital circuit is based on a 2.5V bipolar-CML static divider, AND gates and inverter stages, and operates with input signals from DC to 124 GHz while consuming 178 mW. Measurements were conducted with 63-GHz and 100-GHz bandwidth real-time oscilloscopes. The measured self-oscillation frequency of the static divider in the generator was 98.8 GHz, compared to 93 GHz in simulation. The measured output signals remained in quadrature up to 62 GHz. The measured duty cycle is 25-26% up to 30 GHz and increases up to 33% at 50 GHz, beyond which measurements are impacted by the limited bandwidth of the oscilloscope. The simulated duty cycle was lower than 28% up to 62 GHz.
引用
收藏
页数:4
相关论文
共 24 条
  • [21] A 0.001-mm2, 1.15-11-GHz Background Quadrature Phase and Duty-Cycle Error Corrector Using a NAND- Based Phase Detector in 28-nm CMOS
    Oh, Jaewon
    Cho, Seonghwan
    IEEE SOLID-STATE CIRCUITS LETTERS, 2024, 7 : 247 - 250
  • [22] A 1-4 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application
    Liu, TT
    Wang, CK
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 330 - 333
  • [23] A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G-4G Multistandard Cellular Transceivers
    Yoon, Heein
    Lee, Yongsun
    Lim, Younghyun
    Tak, Geum-Young
    Kim, Hong-Teuk
    Ho, Yo-Chuol
    Choi, Jaehyouk
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (03) : 614 - 625
  • [24] A 22-mW 0.9-2-GHz mixer-first receiver 8-phase overlap-suppressed 1/4 duty cycle LO for harmonic rejection
    Yu, Jiaming
    Wang, Keping
    Zhang, Hao
    MICROELECTRONICS JOURNAL, 2024, 149