PVT Variations in Differential Flip-Flops: A Comparative Analysis

被引:0
|
作者
Alioto, Massimo [1 ]
Palumbo, Gaetano [2 ]
Consoli, Elio [3 ]
机构
[1] ECE Natl Univ Singapore, Singapore, Singapore
[2] Univ Catania, DIEEI, I-95124 Catania, Italy
[3] Maxim Integrated Prod, Catania, Italy
关键词
DELAY-AREA DOMAIN; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the impact of variations on the most representative CMOS differential flip-flops has been evaluated. The analysis explicitly considers fundamental sources of variations such as process, voltage, temperature and clock slope. For each FF topology, the variations are statistically evaluated through Monte Carlo simulations and they explicitly include the non-negligible impact of layout parasitics.
引用
收藏
页码:81 / 84
页数:4
相关论文
共 50 条
  • [41] A FLAP OVER FLIP-FLOPS
    RESKE, HJ
    ABA JOURNAL, 1994, 80 : 12 - &
  • [42] ON ASYNCHRONOUS MACHINES WITH FLIP-FLOPS
    MCINTOSH, MD
    WEINBERG, BL
    IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (05) : 473 - &
  • [43] Fuzzy flip-flops revisited
    Koczy, Laszlo T.
    Lovassy, Rita
    THEORETICAL ADVANCES AND APPLICATIONS OF FUZZY LOGIC AND SOFT COMPUTING, 2007, 42 : 643 - +
  • [44] Comment on new differential flip-flops from Yuan and Svensson
    Blair, GM
    ELECTRONICS LETTERS, 1996, 32 (23) : 2125 - 2126
  • [45] Improved State Integrity of Flip-Flops for Voltage Scaled Retention Under PVT Variation
    Yang, Sheng
    Khursheed, Saqib
    Al-Hashimi, Bashir M.
    Flynn, David
    Merrett, Geoff V.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2953 - 2961
  • [46] Analysis and design of low-energy flip-flops
    Markovic, D
    Nikolic, B
    Brodersen, RW
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 52 - 55
  • [47] ANALYSIS OF METASTABLE OPERATION IN RS CMOS FLIP-FLOPS
    KACPRZAK, T
    ALBICKI, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (01) : 57 - 64
  • [48] Comparative Analysis and Design of Harmonic Aware Low-Power Latches and Flip-Flops
    Khan, Muhammad Imran
    Lin, Fujiang
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [49] FLIP-FLOPS CLEANUP TRANSDUCER PULSES
    KLINIKOW.JJ
    ELECTRONIC ENGINEER, 1968, 27 (12): : 81 - &
  • [50] Neuronal networks: Flip-flops in the brain
    McCormick, DA
    CURRENT BIOLOGY, 2005, 15 (08) : R294 - R296