A fractional-N frequency synthesizer for single-chip UHF RFID reader

被引:3
|
作者
Zhang, Run-Xi [1 ]
Chen, Yi-Hao [1 ]
Shi, Chun-Qi [1 ]
Lai, Zong-Shen [1 ]
机构
[1] E China Normal Univ, IMCS, Shanghai 200062, Peoples R China
关键词
DSM; fractional-N; reader; RF CMOS; synthesizer; UHF RFID;
D O I
10.1007/s10470-007-9121-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel fractional-N frequency synthesizer which is based on delta sigma modulator (DSM) and specialized for single-chip UHF 860-to-960 MHz band radio frequency identification (RFID) reader is proposed in this paper. The fractional-N synthesizer is implemented in 0.18 mu m CMOS process. The phase noise of the fractional-N synthesizer is approximately -109 and -129 dBc/Hz at 200 kHz and 1 MHz offset from 900 MHz operating frequency while drawing 9.6 mA from 1.8 V power supply. The synthesizer is evaluated by implementing it in a direct conversion RF front-end. The front-end features a noise figure of 3.5 dB and an input-referred third-order intercept point of 5 dBm.
引用
收藏
页码:67 / 73
页数:7
相关论文
共 50 条
  • [31] Design of Fractional-N Frequency Synthesizer for FSK Transceiver
    Li, Ming
    Wan, Peiyuan
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1425 - 1427
  • [32] Behavioral modeling and simulation of fractional-N frequency synthesizer
    Shuilong Huang
    Zhihua Wang
    Analog Integrated Circuits and Signal Processing, 2009, 59 : 317 - 323
  • [33] Behavioral modeling and simulation of fractional-N frequency synthesizer
    Huang, Shuilong
    Wang, Zhihua
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 59 (03) : 317 - 323
  • [34] A low spur fractional-N frequency synthesizer architecture
    Kratyuk, V
    Hanumolu, PK
    Moon, UK
    Mayaram, K
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2807 - 2810
  • [35] A 6 GHz dual fractional-N frequency synthesizer
    不详
    MICROWAVE JOURNAL, 2000, 43 (10) : 184 - +
  • [36] Modeling and simulation to the design of ΣΔ fractional-N frequency synthesizer
    Huang, Shuilong
    Ma, Huainan
    Wang, Zhihua
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 291 - +
  • [37] SINGLE CHIP UHF RFID READER DIGITAL BASEBAND DESIGN
    Zhang, Boyang
    Wen, Guangjun
    Yang, Liu
    Zheng, Bowen
    2012 INTERNATIONAL CONFERENCE ON WAVELET ACTIVE MEDIA TECHNOLOGY AND INFORMATION PROCESSING (LCWAMTIP), 2012, : 203 - 206
  • [38] A 3rd order single loop ∑Δmodulator in fractional-N frequency synthesizer
    State Key Laboratory of ASIC and System, Fudan University, Shanghai 200433, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 1 (74-78):
  • [39] A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications
    Zhou Chunyuan
    Li Guolin
    Zhang Chun
    Chi Baoyong
    Li Dongmei
    Wang Zhihua
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (07)
  • [40] A 0.8-V 4.9-mW CMOS fractional-N frequency synthesizer for RFID application
    Wang, Wenting
    Luong, Howard C.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 146 - +