Algorithm and architecture design of cache system for Motion Estimation in High Definition H.264/AVC

被引：0
|
作者：
Chen, Wei-Yin [1 ]
Ding, Li-Fu [1 ]
Tsung, Pei-Kuei [1 ]
Chen, Liang-Gee [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, DSP IC Design Lab, Taipei 10764, Taiwan
来源：
2008 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-12 | 2008年
关键词：
video coding; cache memories; motion analysis; Motion Estimation; H.264/AVC;
D O I：
暂无
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
High Definition (HD) video compression enables vivid reproduction of scenes. However, Motion Estimation (ME) requires large memory capacity and huge memory bandwidth, which are undesirable in many platforms including ASIC and SoC. In this paper, an algorithm and architecture design of cache system and fast ME in HD H.264/AVC are proposed. With the proposed cache system and hardware-oriented fast ME algorithm, the rate-distortion performance is maintained within 0.03dB difference, the size of on-chip memory reduced to only 10% to 21% of original size, while the external memory bandwidth from cache refill is also 18% to 56% less than that of level C data reuse scheme with vertical +/- 64 search range.
引用
收藏
页码：2193 / 2196
页数：4
相关论文
共 50 条
  • [21] Architecture design for H.264/AVC integer motion estimation with minimum memory bandwidth
    Li, Dong-Xiao
    Zheng, Wei
    Zhang, Ming
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2007, 53 (03) : 1053 - 1060
  • [22] Block-Pipelining Cache for Motion Compensation in High Definition H.264/AVC Video Decoder
    Chen, Xianmin
    Liu, Peilin
    Zhu, Jiayi
    Zhou, Dajiang
    Goto, Satoshi
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1069 - +
  • [23] An Efficient Parallel Architecture for H.264/AVC Fractional Motion Estimation
    Zhao, Zhuo
    Liang, Ping
    [J]. INTELLIGENT INTERACTIVE MULTIMEDIA SYSTEMS AND SERVICES (IIMSS 2011), 2011, 11 : 133 - 141
  • [24] Efficient hardware architecture for motion estimation based on AVC/H.264
    Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China
    [J]. Gaojishu Tongxin, 2006, 10 (1001-1005):
  • [25] New VLSI architecture for fractional motion estimation of H.264/AVC
    Zheng, Zhao-Qing
    Sang, Hong-Shi
    Lai, Xiao-Ling
    Shen, Xu-Bang
    [J]. Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (12): : 2101 - 2108
  • [26] A Hardware-Efficient H.264/AVC Motion-Estimation Design for High-Definition Video
    Lin, Yu-Kun
    Lin, Chia-Chun
    Kuo, Tzu-Yun
    Chang, Tian-Sheuan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1526 - 1535
  • [27] A Fast Fractional Motion Estimation Algorithm and Architecture for H.264/AVC Multiview Video Coding
    Chang, Yuan-Teng
    Chung, Wen-Hao
    [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 984 - 987
  • [28] Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC
    Lee, JH
    Lee, NS
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 741 - 744
  • [29] Memory cache based motion compensation architecture for HDTV H.264/AVC decoder
    Li, Yu
    Qu, Yanmei
    He, Yun
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2906 - 2909
  • [30] Cache-Based Motion Estimation Architecture for Real-Time HDTV Encoding with H.264/AVC
    Johar, Sumit
    Sachdeva, Ravin
    Alfonso, Daniele
    [J]. ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 949 - 953
12345