An FPGA based Parallel Implementation for Point Cloud Neural Network

被引:0
|
作者
Zheng, Xitao [1 ]
Zhu, Mingcheng [1 ]
Xu, Yuan [2 ]
Li, Yutong [2 ]
机构
[1] Shenzhen Univ, Sch Informat & Elect Engn, Shenzhen 518060, Peoples R China
[2] Shenzhen Technol Univ, Coll Big Data & Internet, Shenzhen 518060, Peoples R China
关键词
FPGA; Pointnet; Accelerator; CNN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Point cloud is an important type of data structure for 3d visual information processing. Convolutional Neural Networks(CNNs) like Pointnet [4] are proposed for effective feature learning of point clouds recently. Pointnet is a novel type of neural network that directly consumes point clouds whcih can select informative points. In this paper, we design a fast, low-power FPGA accelerator for Pointnet. Most of the current FPGA accelerators currently do not handle point cloud data very well. The network designed for the FPGA implement, called O-Pointnet, optimizes Pointnet's nonlinear implementation, multi-layer sensing layer and maximum pooling layer by analyzing the implementation of the network and the space-time complexity. Experiments show that the computational performance is 1.208 GMAC/s with 2.149W power dissipation, and the the accuracy rate of the O-Pointnet is 88.48%, which outperforms previous approaches.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] FPGA Implementation of an Evolving Spiking Neural Network
    Zuppicich, Alan
    Soltic, Snjezana
    ADVANCES IN NEURO-INFORMATION PROCESSING, PT I, 2009, 5506 : 1129 - 1136
  • [32] Image Feature Point Extraction Based on Neural Network is Implemented on FPGA
    Fu, Qinglin
    Li, Jun
    ELEVENTH INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2019), 2019, 11179
  • [33] FPGA implementation of a neural network for character recognition
    Khan, Farrukh A.
    Uppal, Momin
    Song, Wang-Cheol
    Kang, Min-Jae
    Mirza, Anwar M.
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1357 - 1365
  • [34] Pulse coupled neural network implementation in FPGA
    Waldemark, JTA
    Lindblad, T
    Lindsey, CS
    Waldemark, KE
    Oberg, J
    Millberg, M
    APPLICATIONS AND SCIENCE OF COMPUTATIONAL INTELLIGENCE, 1998, 3390 : 392 - 402
  • [35] Re-configurable parallel Feed-Forward Neural Network implementation using FPGA
    El-Sharkawy, Mohamed
    Wael, Miran
    Mashaly, Maggie
    Azab, Eman
    INTEGRATION-THE VLSI JOURNAL, 2024, 97
  • [36] Fixed-Point Analysis and FPGA Implementation of Deep Neural Network Based Equalizers for High-Speed PON
    Kaneda, Noriaki
    Chuang, Chun-Yen
    Zhu, Ziyi
    Mahadevan, Amitkumar
    Farah, Bob
    Bergman, Keren
    Van Veen, Doutje
    Houtsma, Vincent
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2022, 40 (07) : 1972 - 1980
  • [37] FPGA based Parallel Implementation of Morphological Filters
    Mukherjee, Debasish
    Mukhopadhyay, Susanta
    Biswas, G. P.
    2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [38] Protein Flexibility Prediction Based on Point Cloud Convolutional Neural Network
    Zhang Xiao-Hui
    Gu Hao-Sheng
    Wang Zhi-Ren
    PROGRESS IN BIOCHEMISTRY AND BIOPHYSICS, 2022, 49 (03) : 607 - 616
  • [39] FPGA Hardware Implementation and Optimization for Neural Network based Chaotic System Design
    Schmitz, Jesse
    Zhang, Lei
    HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
  • [40] FPGA BASED IMPLEMENTATION OF A FUZZY NEURAL NETWORK MODULAR ARCHITECTURE FOR EMBEDDED SYSTEMS
    Prado, R. N. A.
    Melo, J. D.
    Oliveira, J. A. N.
    Doria Neto, A. D.
    2012 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2012,