共 50 条
- [1] THE IMPLEMENTATION OF SPEECH RECOGNITION SYSTEMS ON FPGA-BASED EMBEDDED SYSTEMS WITH SOC ARCHITECTURE [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (11): : 6161 - 6175
- [2] A Hybrid Architecture for Efficient FPGA-based Implementation of Multilayer Neural Network [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 616 - 619
- [4] Modular Neural Tile Architecture for Compact Embedded Hardware Spiking Neural Network [J]. Neural Processing Letters, 2013, 38 : 131 - 153
- [6] Scalable FPGA-Based Convolutional Neural Network Accelerator for Embedded Systems [J]. 2019 4TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND APPLICATIONS (ICCIA 2019), 2019, : 36 - 40
- [7] Implementation architecture for group network profile in embedded systems [J]. APOC 2001: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS: WIRELESS AND MOBILE COMMUNICATIONS, 2001, 4586 : 226 - 235
- [8] A Single Layer Architecture to FPGA Implementation of BP Artificial Neural Network [J]. 2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 2, 2010, : 258 - 264
- [9] Neural network implementation on a FPGA [J]. 2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 337 - 342
- [10] A neural network FPGA implementation [J]. NEUREL 2000: PROCEEDINGS OF THE 5TH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, 2000, : 117 - 120