FPGA implementation of a systems identification module based upon Hopfield networks

被引:21
|
作者
Atencia, Miguel
Boumeridja, Hafida
Joya, Gonzalo
Garcia-Lagos, Francisco
Sandoval, Francisco
机构
[1] Univ Malaga, ETSI Informat, Dept Mat Apl, E-29071 Malaga, Spain
[2] Univ Malaga, ETSI Telecomun, Dept Elect & Tecnol, E-29071 Malaga, Spain
关键词
dynamical systems identification; parameter estimation; Hopfield neural networks; field programmable gate arrays; robotic systems;
D O I
10.1016/j.neucom.2006.06.012
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The aim of this contribution is to implement a hardware module that performs parametric identification of dynamical systems. The design is based upon the methodology of optimization with Hopfield neural networks, leading to an adapted version of these networks. An outstanding feature of this modified Hopfield network is the existence of weights that vary with time. Since weights can no longer be stored in read-only memories, these dynamic weights constitute a significant challenge for digital circuits, in addition to the usual issues of area occupation, fixed-point arithmetic and nonlinear functions computations. The implementation, which is accomplished on FPGA circuits, achieves modularity and flexibility, due to the usage of parametric VHDL to describe the network. In contrast to software simulations, the natural parallelism of neural networks is preserved, at a limited cost in terms of circuitry cost and processing time. The functional simulation and the synthesis show the viability of the design. In particular, the FPGA implementation exhibits a reasonably fast convergence, which is required to produce accurate parameter estimations. Current research is oriented towards integrating the estimator within an embedded adaptive controller for autonomous systems. (c) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:2828 / 2835
页数:8
相关论文
共 50 条
  • [41] Specifications and FPGA implementation of a systolic Hopfield-type associative memory
    Mihu, IZ
    Brad, R
    Breazu, M
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 228 - 233
  • [42] FCMAC based dynamic system identification and its FPGA implementation
    Bai, Ruilin
    Shen, Xianming
    Wang, Jian
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES A-MATHEMATICAL ANALYSIS, 2006, 13 : 989 - 992
  • [43] Design and Implementation of the Algorithm for Blind Identification System Based on FPGA
    Jing, Gu
    Ren, Xiaoyu
    2014 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID 2014), VOL 2, 2014,
  • [44] FPGA-based Implementation of Sorting Networks in MMC applications
    Ricco, Mattia
    Mathe, Laszlo
    Teodorescu, Remus
    2016 18TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'16 ECCE EUROPE), 2016,
  • [45] Implementation of FPGA-based Accelerator for Deep Neural Networks
    Tsai, Tsung-Han
    Ho, Yuan-Chen
    Sheu, Ming-Hwa
    2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
  • [46] FPGA implementation of evolvable Block-based Neural Networks
    Merchant, Saumil
    Peterson, Gregory D.
    Park, Sang Ki
    Kong, Seong G.
    2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 3114 - +
  • [47] Implementation of double-module polynomial multiplication on FPGA
    Hu, Bo
    Zhao, Hongfang
    Feng, Chunyu
    Wang, Huairui
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2010, 40 (SUPPL. 2): : 318 - 322
  • [48] FPGA Implementation for an Optimized CORDIC Module for OFDM System
    Alim, Onsy Abdel
    Elboghdadly, Nemat
    Ashour, Mahmoud A.
    Elaskary, Azza M.
    ICCES: 2008 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2007, : 21 - +
  • [49] Booth Algorithm with Implementation of UART Module using FPGA
    Mahamad, Abd Kadir
    Sidek, Azmi
    Saon, Sharifah
    Kong, Kenneth Wong Fatt
    Khan, Iqbal A.
    INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING, 2020, 12 (02): : 151 - 158
  • [50] Implementation of a FFT/IFFT module on FPGA:: Comparison of methodologies
    Viejo, J.
    Millan, A.
    Bellido, M. J.
    Ostua, E.
    Ruiz-de-Clavijo, P.
    Munoz, A.
    2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 7 - 11