Booth Algorithm with Implementation of UART Module using FPGA

被引:1
|
作者
Mahamad, Abd Kadir [1 ,2 ]
Sidek, Azmi [3 ]
Saon, Sharifah [1 ,2 ]
Kong, Kenneth Wong Fatt [4 ]
Khan, Iqbal A. [5 ]
机构
[1] Univ Tun Hussein Onn Malaysia, Fac Elect & Elect Engn, Parit Raja 86400, Johor, Malaysia
[2] Univ Tun Hussein Onn Malaysia, Fac Elect & Elect Engn, Internet Things Focus Grp, Parit Raja 86400, Malaysia
[3] Univ Tun Hussein Onn Malaysia, Ctr Diploma Studies, Parit Raja 86400, Malaysia
[4] Iconix Consulting Sdn Bhd, Northpoint Off, A-3-2,1 Medan Syed Putra Utara, Kuala Lumpur 59200, Malaysia
[5] Umm Al Qura Univ, Dept Elect Engn, Mecca, Saudi Arabia
来源
INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING | 2020年 / 12卷 / 02期
关键词
FPGA; Booth multiplier; UART; VHDL; GUI;
D O I
10.30880/ijie.2020.12.02.018
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
FPGA gives high level of flexibility to the user to rapidly construct and test any hardware. It has a lot of gates which are used depending upon the hardware to be implemented. These project aims at designing Booth multiplier using VHDL for signed bit multiplication in FPGA for high speed operations, developed and implemented of UART module required to enable two-way communication between the DE-2 board and computer. It is also designed GUI interface using MATLAB for sending data and enable the output of the process result to be displayed. The Booth multiplier was implemented using the algorithm in both signed and unsigned number and the input and output of the multiplication was successfully achieved and confirmed through simulation. The GUI was implemented and tested, which UART module also performed well for transmitting and receiving of 8-bit width data. In general, the objective of this project was successfully achieved, which, the result of the component part were able to be tested.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 50 条
  • [1] Faster Implementation of Booth's Algorithm Using FPGA
    Tariq, Ahmed Salman
    Amin, Ruhul
    Mondal, Md. Nazrul Islam
    Hossain, Md. Ali
    2016 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER & TELECOMMUNICATION ENGINEERING (ICECTE), 2016,
  • [2] Implementation of Booth Multiplier Algorithm using Radix-4 in FPGA
    Mokhtar, Anis Shahida
    Ping, Chew Sue
    Din, Muhamad Faiz Md
    Makmor, Nazrul Fariq
    Mahadi, Muhammad Asyraf Che
    JURNAL KEJURUTERAAN, 2021, 4 (01): : 161 - 165
  • [3] IMPLEMENTATION OF AES ALGORITHM IN UART MODULE FOR SECURED DATA TRANSFER
    Basu, Debjani
    Kole, Dipak K.
    Rahaman, Hafizur
    2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), 2012, : 142 - 145
  • [4] FPGA Implementation of Crossover Module of Genetic Algorithm
    Attarmoghaddam, Narges
    Li, Kin Fun
    Kanan, Awos
    INFORMATION, 2019, 10 (06):
  • [5] Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA
    Ibrahim, Muhammad Nasir
    Tack, Chen Kean
    Idroas, Mariani
    Bilmas, Siti Noormaya
    Yahya, Zuraimi
    2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, : 628 - 632
  • [6] FPGA implementation of dynamically reconfigurable IoT security module using algorithm hopping
    Soliman, Shady
    Jaela, Mohammed A.
    Abotaleb, Abdelrhman M.
    Hassan, Youssef
    Abdelghany, Mohamed A.
    Abdel-Hamid, Amr T.
    Salama, Khaled N.
    Mostafa, Hassan
    INTEGRATION-THE VLSI JOURNAL, 2019, 68 : 108 - 121
  • [7] Implementation of BAQ algorithm using FPGA
    Gao, Junfeng
    Yang, Ruliang
    Ma, Xiaobing
    Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2006, 21 (01): : 103 - 107
  • [8] FPGA Implementation of the EKF Algorithm for Localization in Mobile Robotics using a Unified Hardware Module Approach
    Contreras, Luis
    Cruz, Srgio
    Motta, J. M. S. T.
    Llanos, Carlos H.
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [9] A novel multichannel UART design with FPGA-based implementation
    Ngoc Pham-Thai
    Bao Ho-Ngoc
    Tan Do-Duy
    Phuc Quang Truong
    Van-Ca Phan
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2021, 67 (04) : 358 - 369
  • [10] On the FPGA Implementation Of Empirical Mode Decomposition Algorithm Using FPGA
    Kose, Ihsan
    Celebi, Anil
    2013 21ST SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2013,