A Low-Power, 9-Bit, 1.2 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS

被引：0

作者：

Hamza, A. ^{[1
]}

Ibrahim, S. ^{[1
]}

El-Nozahi, M. ^{[1
]}

Dessouky, M. ^{[1
]}

机构：

[1] Ain Shams Univ, Integrated Circuits Lab, Elect & Commun Engn Dept, Fac Engn, Cairo, Egypt

来源：

2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2015年

关键词：

Time-to-digital converter (TDC); time amplifier (TA); all-digital phase-locked loop (ADPLL); BIT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design of a low-power, 9-bit, two-step time-to-digital converter (TDC) in 65 nm CMOS. Instead of using an array of time amplifiers (TAs) to amplify the time residue, the proposed TDC reduces the power and area consumptions by using only one TA. The designed TDC achieves a resolution of 1.2 ps with a conversion range of 0.614 ns while consuming 0.602 mW at 10 MHz and 8.299 mW at 150 MHz. The achieved figure-of-merit (FoM) of the TDC is 0.108 pJ/conversion at a frequency of 150 MHz.

引用

页数：4

共 50 条

[1] A 9-bit, 1.08ps resolution Two-Step Time-to-Digital Converter in 65 nm CMOS for Time-Mode ADC
Kong, Junjie
Henzler, Stephan
Schmitt-Landsiedel, Doris
Siek, Liter
[J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 348 - 351
[2] A 7 bit, 3.75 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS Using Pulse-Train Time Amplifier
Kim, KwangSeok
Kim, Young-Hwa
Yu, Wonsik
Cho, SeongHwan
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (04) : 1009 - 1017
[3] A 9-bit Body-biased Vernier Ring Time-to-Digital Converter in 65 nm CMOS Technology
Kong, Junjie
Siek, Liter
Kok, Chiang-Liang
[J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1650 - 1653
[4] A Low-Power Coarse-Fine Time-to-Digital Converter in 65nm CMOS
Zhang, Xue-Jiao
Cui, Ke-Ji
Zou, Zhuo
Zheng, Li-Rong
[J]. 2015 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2015,
[5] A LOW-POWER CMOS TIME-TO-DIGITAL CONVERTER
RAISANENRUOTSALAINEN, E
RAHKONEN, T
KOSTAMOVAARA, J
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (09) : 984 - 990
[6] A Low Power Two-Step Cyclic Time-to-Digital Converter without Startup Time Error in 180 nm CMOS
Van Nhan Nguyen
Lee, Jong-Wook
[J]. PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), 2018, : 116 - 120
[7] A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register
Kim, KwangSeok
Yu, WonSik
Cho, SeongHwan
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (04) : 1007 - 1016
[8] A 9 Bit, 3.6 ps Resolution Pipeline Time-to-Digital Converter
Goodarzi, Farshad
Toofan, Siroos
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)
[9] A Wideband 5 GHz Digital PLL Using a Low-Power Two-Step Time-to-Digital Converter
Hamza, A.
Ibrahim, S.
El-Nozahi, M.
Dessouky, M.
[J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 328 - 331
[10] Low-power, latch-based multistage time-to-digital converter in 65nm CMOS technology
Razmdideh, Ramin
Saneei, Mohsen
[J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (06) : 1264 - 1271

← 1 2 3 4 5 →