A Low-Power, 9-Bit, 1.2 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS

被引：0

作者：

Hamza, A. ^{[1
]}

Ibrahim, S. ^{[1
]}

El-Nozahi, M. ^{[1
]}

Dessouky, M. ^{[1
]}

机构：

[1] Ain Shams Univ, Integrated Circuits Lab, Elect & Commun Engn Dept, Fac Engn, Cairo, Egypt

来源：

2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2015年

关键词：

Time-to-digital converter (TDC); time amplifier (TA); all-digital phase-locked loop (ADPLL); BIT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design of a low-power, 9-bit, two-step time-to-digital converter (TDC) in 65 nm CMOS. Instead of using an array of time amplifiers (TAs) to amplify the time residue, the proposed TDC reduces the power and area consumptions by using only one TA. The designed TDC achieves a resolution of 1.2 ps with a conversion range of 0.614 ns while consuming 0.602 mW at 10 MHz and 8.299 mW at 150 MHz. The achieved figure-of-merit (FoM) of the TDC is 0.108 pJ/conversion at a frequency of 150 MHz.

引用

页数：4

共 50 条

[31] A Two-Step Time-to-Digital Converter using Ring Oscillator Time Amplifier
Kim, Min
Son, Kyung-Sub
Kim, Namhoon
Rho, Chang Hang
Kang, Jin-Ku
[J]. 2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 143 - 144
[32] A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps
Lu, Ping
Liscidini, Antonio
Andreani, Pietro
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) : 1626 - 1635
[33] Design of a 10 bit high resolution,high speed time-to-digital converter using a two-step pulse-train time amplifier
Wu Zebo
Chen Bingxu
Fan Chuanqi
Wang Yuan
Jia Song
[J]. The Journal of China Universities of Posts and Telecommunications, 2018, 25 (01) : 78 - 84
[34] 11.7b Time-To-Digital Converter with 0.82ps resolution in 130nm CMOS Technology
Granja, Rodrigo
Santos, Mauro
Guilherme, Jorge
Horta, Nuno
[J]. 2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 29 - 32
[35] A 400 MHz, 8-bit, 1.75-ps Resolution Pipelined-Two-Step Time-to-Digital Converter with Dynamic Time Amplification
Tu, Yuting
Xu, Rongjin
Ye, Dawei
Lyu, Liangjian
Shi, C-J Richard
[J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[36] A 6fJ/step, 5.5ps Time-to-Digital Converter for a Digital PLL in 40nm Digital LP CMOS
Borremans, J.
Vengattarmane, K.
Craninckx, J.
[J]. 2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 417 - 420
[37] A 10b, 0.7ps Resolution Coarse-Fine Time-to-Digital Converter in 65nm CMOS using a Time residue Amplifier
Chen, Jiyu
Jia, Song
Wang, Yuan
[J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[38] A 9b, 1.25ps resolution coarse-fine time-to-digital converter in 90nm CMOS that amplifies a time residue
Lee, Miniae
Abidi, Asad A.
[J]. 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 168 - 169
[39] 25 PS RESOLUTION, 12-BIT, 64 CHANNEL FASTBUS TIME-TO-DIGITAL CONVERTER
SOBCZYNSKI, CW
HAYNES, BW
SKUBIC, MJ
THIELMAN, HL
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (01) : 426 - 430
[40] A 0.8 ps DNL Time-to-Digital Converter With 250 MHz Event Rate in 65 nm CMOS for Time-Mode-Based ΣΔ Modulator
Elsayed, Mohamed M.
Dhanasekaran, Vijay
Gambhir, Manisha
Silva-Martinez, Jose
Sanchez-Sinencio, Edgar
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (09) : 2084 - 2098

← 1 2 3 4 5 →