Converting Executable Floating-Point Models to Executable and Synthesizable Fixed-Point Models

被引:2
|
作者
Riche, Taylor L. [1 ]
Nagle, Jim [1 ]
Xu, Joyce [2 ]
Hubbard, Don [1 ]
机构
[1] Natl Instruments, Austin, TX 78759 USA
[2] Natl Instruments, Shanghai, Peoples R China
关键词
D O I
10.1109/MODELS-C.2019.00055
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Execution on field programmable gate arrays (FPGAs) is now necessary for many areas of algorithm development and prototyping, whether it be for the performance that a hardware implementation gives, or the ability to prove an algorithm works, "in the real world." A problem with FPGAs, however, is that the hardware resources are limited. Most algorithm experts design their algorithms using floating-point math which gives flexible precision. Floating point is unfortunately expensive to implement in hardware. Therefore, algorithm designers employ experts in fixed-point math to transform their algorithm to one that will work in hardware, incurring added cost and time to market. We present a novel tool as part of the LabVIEW NXG FPGA Module that uses executable model-driven techniques to guide an algorithm expert to a fixed-point version of their original algorithm model. We walk through a case-study for use of our tool, as well as explain the underlying mathematical and modeldriven formalisms on which we build the tool.
引用
收藏
页码:354 / 361
页数:8
相关论文
共 50 条
  • [41] Modal fixed-point logic and changing models
    van Benthem, Johan
    Ikegami, Daisuke
    PILLARS OF COMPUTER SCIENCE, 2008, 4800 : 146 - +
  • [42] Fixed-point vs Floating-point arithmetic comparison for adaptive optics real time control computation
    Martin-Hernando, Yolanda
    Fernando Rodriguez-Ramos, Luis
    Reyes Garcia-Talavera, Marcos
    ADAPTIVE OPTICS SYSTEMS, PTS 1-3, 2008, 7015
  • [43] FPGA Implementation of a Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier
    Baesler, Malte
    Teufel, Thomas
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 6 - 11
  • [44] A floating-point coprocessor configured by a FPGA in a digital platform based on fixed-point DSP for power electronics
    Hu, Haibing
    Jin, Tianjun
    Zhang, Xianmiao
    Lu, Zhengyu
    Qian, Zhaoming
    IPEMC 2006: CES/IEEE 5TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2006, : 1183 - +
  • [45] Attributed models of executable specifications
    Meriste, M
    Penjam, J
    PROGRAMMING LANGUAGES: IMPLEMENTATIONS, LOGICS AND PROGRAMS, 1995, 982 : 459 - 460
  • [46] Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs
    Baesler, Malte
    Voigt, Sven-Ole
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2013, 2013
  • [47] AUTOSCALER for C: An optimizing floating-point to integer C program converter for fixed-point digital signal processors
    Kum, KI
    Kang, JY
    Sung, WY
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (09): : 840 - 848
  • [48] Lightweight Verification of Executable Models
    Planas, Elena
    Cabot, Jordi
    Gomez, Cristina
    CONCEPTUAL MODELING - ER 2011, 2011, 6998 : 467 - +
  • [49] Metamodel Dependencies for Executable Models
    Rodriguez, Carlos
    Sanchez, Mario
    Villalobos, Jorge
    OBJECTS, MODELS, COMPONENTS, PATTERNS, TOOLS 2011, 2011, 6705 : 83 - 98
  • [50] Executable Data Quality Models
    Bicevskis, Janis
    Bicevska, Zane
    Karnitis, Girts
    ICTE 2016, 2017, 104 : 138 - 145