Converting Executable Floating-Point Models to Executable and Synthesizable Fixed-Point Models

被引:2
|
作者
Riche, Taylor L. [1 ]
Nagle, Jim [1 ]
Xu, Joyce [2 ]
Hubbard, Don [1 ]
机构
[1] Natl Instruments, Austin, TX 78759 USA
[2] Natl Instruments, Shanghai, Peoples R China
关键词
D O I
10.1109/MODELS-C.2019.00055
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Execution on field programmable gate arrays (FPGAs) is now necessary for many areas of algorithm development and prototyping, whether it be for the performance that a hardware implementation gives, or the ability to prove an algorithm works, "in the real world." A problem with FPGAs, however, is that the hardware resources are limited. Most algorithm experts design their algorithms using floating-point math which gives flexible precision. Floating point is unfortunately expensive to implement in hardware. Therefore, algorithm designers employ experts in fixed-point math to transform their algorithm to one that will work in hardware, incurring added cost and time to market. We present a novel tool as part of the LabVIEW NXG FPGA Module that uses executable model-driven techniques to guide an algorithm expert to a fixed-point version of their original algorithm model. We walk through a case-study for use of our tool, as well as explain the underlying mathematical and modeldriven formalisms on which we build the tool.
引用
收藏
页码:354 / 361
页数:8
相关论文
共 50 条
  • [31] FIXED-POINT MODELS OF LOSS NETWORKS
    KELLY, FP
    JOURNAL OF THE AUSTRALIAN MATHEMATICAL SOCIETY SERIES B-APPLIED MATHEMATICS, 1989, 31 : 204 - 218
  • [32] Customizing Fixed-Point and Floating-Point Arithmetic - A Case Study in K-Means Clustering
    Barrois, Benjamin
    Sentieys, Olivier
    2017 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2017,
  • [33] Decimal Floating-Point Multiplier With Binary-Decimal Compression Based Fixed-Point Multiplier
    Gao, Shuli
    Al-Khalili, Dhamin
    Langlois, J. M. Pierre
    Chabini, Noureddine
    2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,
  • [34] Selection of floating-point or fixed-point for adaptive noise canceller in somatosensory evoked potential measurement
    Shen, Chongfei
    Liu, Hongtao
    Xie, X. B.
    Luk, Keith D. K.
    Hu, Yong
    2007 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-16, 2007, : 3274 - +
  • [35] A FLOATING-POINT TO FIXED-POINT ASSEMBLY PROGRAM TRANSLATOR FOR THE TMS-320C25
    KIM, SY
    SUNG, WY
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1994, 41 (11) : 730 - 739
  • [36] An efficient floating-point to fixed-point conversion process for biometric algorithm on DaVinci DSP architecture
    Konvalinka, Ira
    Quddus, Azhar
    Asraf, Daniel
    OPTICS AND PHOTONICS IN GLOBAL HOMELAND SECURITY V AND BIOMETRIC TECHNOLOGY FOR HUMAN IDENTIFICATION VI, 2009, 7306
  • [37] Cause and origin of moire interferences in recursive processes and with fixed-point and floating-point data types
    Alcover Garau, Pedro Maria
    COMMUNICATIONS IN NONLINEAR SCIENCE AND NUMERICAL SIMULATION, 2020, 80
  • [38] A floating-point to integer C converter with shift reduction for fixed-point digital signal processors
    Kum, KI
    Kang, JY
    Sung, WY
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 2163 - 2166
  • [39] Energy-efficiency of floating-point and fixed-point SIMD cores for MIMO processing systems
    Guenther, D.
    Bytyn, A.
    Leupers, R.
    Ascheid, G.
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [40] A fixed-point implementation of tone mapping operation for HDR images expressed in floating-point format
    Dobashi, Toshiyuki
    Tashiro, Atsushi
    Iwahashi, Masahiro
    Kiya, Hitoshi
    APSIPA TRANSACTIONS ON SIGNAL AND INFORMATION PROCESSING, 2014, 3