A floating-point coprocessor configured by a FPGA in a digital platform based on fixed-point DSP for power electronics

被引：0

作者：

Hu, Haibing ^{[1
]}

Jin, Tianjun ^{[1
]}

Zhang, Xianmiao ^{[1
]}

Lu, Zhengyu ^{[1
]}

Qian, Zhaoming ^{[1
]}

机构：

[1] Zhejiang Univ, Natl Key Lab Power Elect, Hangzhou 310027, Peoples R China

来源：

IPEMC 2006: CES/IEEE 5TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS | 2006年

关键词：

floating point; FPGA; power electronics; FFT;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A configurable floating-point coprocessor by a FPGA is designed to enhance the computational capability of the digital platform based on the fixed-point DSP, with which the platform will be competent to implement intensively computational tasks. Detailed design procedures of the coprocessor are presented. A new division algorithm is proposed by combining the lookup-table algorithm and multiplicative algorithm in order to reduce the number of LEs(Logic Element in FPGA) and latency. Error analysis of the proposed algorithm shows that the maximum absolute approximate error is less than 2ulp(Unit in Last Place). The coprocessor speed can reach up to 25 MFLOP(Million Floating-point Operations). FFT algorithm is adopted to test the computational efficiency of the floating-point units. Experimental results show the computation time by FPU is five times less than that of DSP algorithms.

引用

页码：1183 / +

页数：2

共 50 条

[1] Floating-point DSP extends fixed-point architecture
Myrvaagnes, R
[J]. ELECTRONIC PRODUCTS MAGAZINE, 1998, 41 (04): : 26 - 26
[2] $10 floating-point DSP approaches fixed-point price
Levy, M
[J]. EDN, 1998, 43 (08) : 11 - 11
[3] An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design
Roy, S
Banerjee, P
[J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 484 - 487
[4] CELLULAR FIXED-POINT/FLOATING-POINT CONVERTOR
FRECON, L
[J]. ELECTRONICS LETTERS, 1970, 6 (05) : 132 - &
[5] Automatic floating-point to fixed-point transformations
Han, Kyungtae
Olson, Alex G.
Evans, Brian L.
[J]. 2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 79 - +
[6] Optimal fixed-point VLSI structure of a floating-point based digital filter design
Wu, AY
Hwang, KF
[J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D375 - D378
[7] STOCHASTIC MODELING FOR FLOATING-POINT TO FIXED-POINT CONVERSION
Banciu, Andrei
Casseau, Emmanuel
Menard, Daniel
Michel, Thierry
[J]. 2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, : 180 - 185
[8] An automated floating-point to fixed-point conversion methodology
Shi, CC
Brodersen, RW
[J]. 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 529 - 532
[9] Computing floating-point logarithms with fixed-point operations
Le Maire, Julien
Brunie, Nicolas
de Dinechin, Florent
Muller, Jean-Michel
[J]. 2016 IEEE 23nd Symposium on Computer Arithmetic (ARITH), 2016, : 156 - 163
[10] An efficient floating-point to fixed-point conversion process for biometric algorithm on DaVinci DSP architecture
Konvalinka, Ira
Quddus, Azhar
Asraf, Daniel
[J]. OPTICS AND PHOTONICS IN GLOBAL HOMELAND SECURITY V AND BIOMETRIC TECHNOLOGY FOR HUMAN IDENTIFICATION VI, 2009, 7306

← 1 2 3 4 5 →