共 50 条
- [41] Three Dimensional Compression Molding Simulation for Wafer Level Packaging 2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 234 - 237
- [42] Novel method of wafer-level and package-level process simulation for warpage optimization of 2.5D TSV IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1527 - 1531
- [45] Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (06): : 944 - 955
- [48] Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (04): : 502 - 509
- [49] Numerical simulation on wafer warpage during molding process of WLCSP 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 886 - 890