The analysis of warpage in wafer-level compression molding

被引:2
|
作者
Farrugia, Russell [1 ]
Grech, Ivan [1 ]
Casha, Owen [1 ]
Gatt, Edward [1 ]
Micallef, Joseph [1 ]
Ellul, Ivan [2 ]
Duca, Roseanne [2 ]
Borg, Ingram [2 ]
机构
[1] Univ Malta, Fac Informat & Commun Technol, Dept Microelect & Nanoelect, Msida 2080, MSD, Malta
[2] ST Microelect Malta, Kirkop, Malta
来源
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS | 2017年 / 23卷 / 09期
关键词
DEFORMATION;
D O I
10.1007/s00542-015-2773-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced 3D MEMS packaging technologies involving the encapsulation of devices at wafer-level are being developed in order to achieve further minimization and cost reduction of consumer electronic devices. Compression molding using epoxy molding compounds is one technique being considered for wafer-level encapsulation. Excessive out-of-plane deformation has been reported in wafer-level compression molding trials using blank wafers which would negatively impact device reliability and the implementation of successive processes to the molded wafer. This paper presents finite element models of the molded wafer, with and without embedded dies which simulate the observed multi-state warpage characteristics. Molded wafer warpage measurements were also carried out in order to verify the applicability of the small and large deformation theories for layered plates and to verify the finite element model of the molded blank wafer. Possible factors (non-planar mold layer thickness and anisotropic wafer elastic properties) leading to asymmetric warpage in molded blank wafers were also investigated. From the molded wafer model with embedded dies the effects of flip-chip die dimensions and wafer thickness on the out-of-plane deformation together with possible reliability issues were analyzed.
引用
收藏
页码:4025 / 4034
页数:10
相关论文
共 50 条
  • [41] Three Dimensional Compression Molding Simulation for Wafer Level Packaging
    Hsu, Chih-Chung
    Weng, Wen-Hsin
    Chiu, Hsien-Sen
    Chang, Rong-Yeu
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 234 - 237
  • [42] Novel method of wafer-level and package-level process simulation for warpage optimization of 2.5D TSV
    Lee, Su Chang
    Han, Sun Woo
    Hong, Jong Pa
    Kun, Sang O.
    Kwak, Dong Ok
    Nam, Soohyun
    Park, Yukyung
    Lee, Jong Ho
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1527 - 1531
  • [43] Wafer-level packaging and test
    Gilg, Larry
    Advanced Packaging, 2002, 11 (11): : 35 - 38
  • [44] Statistical analysis of stencil technology for wafer-level bumping
    Kay, Robert W.
    Cummins, Gerard
    Krebs, Thomas
    Lathrop, Richard
    Abraham, Eitan
    Desmulliez, Marc
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2014, 26 (02) : 71 - 78
  • [45] Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers
    Che, Faxing
    Li, Hongyu Y.
    Zhang, Xiaowu
    Gao, Shan
    Teo, Kenghwa H.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (06): : 944 - 955
  • [46] Representative volume element analysis for wafer-level warpage using Finite Element methods (vol 91, pg 392, 2019)
    Baek, Jong Won
    Yang, Woo Seok
    Hur, Min Jae
    Yun, Jin Chul
    Park, Seong Jin
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2019, 93 : 379 - 380
  • [47] Wafer-level packaging update
    Demmin, JC
    SOLID STATE TECHNOLOGY, 2003, 46 (11) : 34 - +
  • [48] Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding
    Sharma, Gaurav
    Kumar, Aditya
    Rao, Vempati Srinivas
    Ho, Soon Wee
    Kripesh, Vaidyanathan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (04): : 502 - 509
  • [49] Numerical simulation on wafer warpage during molding process of WLCSP
    Yang Mengke
    Qin Fei
    Yu Daquan
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 886 - 890
  • [50] Wafer-level CSPs fabbed without wafer modification
    不详
    SOLID STATE TECHNOLOGY, 1999, 42 (07) : 32 - +