The analysis of warpage in wafer-level compression molding

被引:2
|
作者
Farrugia, Russell [1 ]
Grech, Ivan [1 ]
Casha, Owen [1 ]
Gatt, Edward [1 ]
Micallef, Joseph [1 ]
Ellul, Ivan [2 ]
Duca, Roseanne [2 ]
Borg, Ingram [2 ]
机构
[1] Univ Malta, Fac Informat & Commun Technol, Dept Microelect & Nanoelect, Msida 2080, MSD, Malta
[2] ST Microelect Malta, Kirkop, Malta
来源
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS | 2017年 / 23卷 / 09期
关键词
DEFORMATION;
D O I
10.1007/s00542-015-2773-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced 3D MEMS packaging technologies involving the encapsulation of devices at wafer-level are being developed in order to achieve further minimization and cost reduction of consumer electronic devices. Compression molding using epoxy molding compounds is one technique being considered for wafer-level encapsulation. Excessive out-of-plane deformation has been reported in wafer-level compression molding trials using blank wafers which would negatively impact device reliability and the implementation of successive processes to the molded wafer. This paper presents finite element models of the molded wafer, with and without embedded dies which simulate the observed multi-state warpage characteristics. Molded wafer warpage measurements were also carried out in order to verify the applicability of the small and large deformation theories for layered plates and to verify the finite element model of the molded blank wafer. Possible factors (non-planar mold layer thickness and anisotropic wafer elastic properties) leading to asymmetric warpage in molded blank wafers were also investigated. From the molded wafer model with embedded dies the effects of flip-chip die dimensions and wafer thickness on the out-of-plane deformation together with possible reliability issues were analyzed.
引用
收藏
页码:4025 / 4034
页数:10
相关论文
共 50 条
  • [31] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly
    Cadacio, Francisco, Jr.
    Wang, Teng
    Salahouelhadj, Abdellah
    Capuz, Giovanni
    Potoms, Goedele
    Rebibis, Kenneth June
    Beyer, Gerald
    Miller, Andy
    Beyne, Eric
    Gal, Wilfred
    Zijl, Jurrian
    Kersjes, Sebastiaan
    Wensink, Henk
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848
  • [32] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [33] Low Warpage Liquid Compression Molding (LCM) Material for High Density Fan-out and Wafer Level Packaging Applications
    Chao, Jay
    Zhang, Rong
    Do, Tu
    AnhBinh Tong
    Ma, Yijia
    Grimes, David
    Trichur, Ramachandran K.
    Bao, Lirong
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 924 - 930
  • [34] Wafer-level failure analysis process flow
    Lee, Jeng-Han
    Huang, Yung-Sheng
    Su, David H.
    Electronic Device Failure Analysis, 2010, 12 (02): : 4 - 11
  • [35] Wafer-level CSP, wafer-level assembly/test: Integrating backend processes
    Novitsky, J
    Miller, C
    SOLID STATE TECHNOLOGY, 2001, 44 (02) : 78 - +
  • [36] Heterogeneous Integration of CMOS Sensors and Fluidic Networks Using Wafer-Level Molding
    Lindsay, McKay
    Bishop, Kevin
    Sengupta, Shaan
    Co, Megan
    Cumbie, Michael
    Chen, Chien-Hua
    Johnston, Matthew L.
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (05) : 1046 - 1055
  • [37] Warpage Control of Liquid Molding Compound for Fan-Out Wafer Level Packaging
    Oi, Yosuke
    Yasuhito, Fujii
    Hiraoka, Takashi
    Yada, Yukio
    Kan, Katsushi
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 967 - 972
  • [38] Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging Process
    Chen, Chuan
    Su, Meiying
    Ma, Rui
    Zhou, Yunyan
    Li, Jun
    Cao, Liqiang
    MATERIALS, 2022, 15 (05)
  • [39] Experimental and Numerical Investigations of the Warpage of Fan-Out Wafer-Level Packaging With SAW Filters
    Li, Wei
    Yu, Daquan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (05): : 869 - 877
  • [40] ¶Addressing Warpage Issue and Reliability Challenge of Fan-out Wafer-Level Packaging (FOWLP)
    Zhang, Xiaowu
    Lau, Boon Long
    Han, Yong
    Chen, Haoran
    Jong, Ming Chinq
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Wang, Xiaobai
    Andriani, Yosephine
    Liu, Songlin
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1984 - 1990