共 50 条
- [2] Electrical test strategies for a wafer-level packaging technology [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2003, 26 (04): : 267 - 272
- [4] Electrical test strategies for a wafer-level batch packaging technology [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1019 - 1023
- [8] Integrated sensor wafer-level packaging [J]. TRANSDUCERS 97 - 1997 INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS AND ACTUATORS, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 1997, : 287 - 289