Monolithic Three-Dimensional Integration of Carbon Nanotube FETs with Silicon CMOS

被引:0
|
作者
Shulaker, Max M. [1 ]
Saraswat, Krishna [1 ]
Wong, H. -S. Philip [1 ]
Mitra, Subhasish [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate the first VLSI-compatible approach for monolithic three-dimensional (3D) integration of carbon nanotube field effect transistors (CNFETs) with silicon CMOS for high-performance digital logic applications. Fine-grained monolithic 3D integration is demonstrated at the logic gate level, whereby individual logic gates are composed of both CNFETs and silicon FETs. Monolithic 3D integration is additionally achieved at the circuit-level, with CNFET logic gates cascaded with silicon CMOS logic gates, creating hybrid CNFET-silicon CMOS logic circuits. All the CNFET fabrication steps are VLSI-scalable and silicon CMOS compatible. CNFET fabrication is performed after the silicon CMOS processing is completed and the CNFETs directly overlap on top of the silicon FETs. This work demonstrates both the compatibility of CNFETs with silicon CMOS and the ability to achieve monolithic 3D ICs simultaneously using silicon CMOS and CNFETs.
引用
下载
收藏
页数:2
相关论文
共 50 条
  • [31] The carbon nanotube integrated circuit goes three-dimensional
    Wilson, Mark
    PHYSICS TODAY, 2017, 70 (09) : 14 - 16
  • [32] Design and characterization of three-dimensional carbon nanotube foams
    Kaur, Sumanjeet
    Ajayan, Pulickel M.
    Kane, Ravi S.
    JOURNAL OF PHYSICAL CHEMISTRY B, 2006, 110 (42): : 21377 - 21380
  • [33] A three-dimensional carbon nanotube network for water treatment
    Camilli, L.
    Pisani, C.
    Gautron, E.
    Scarselli, M.
    Castrucci, P.
    D'Orazio, F.
    Passacantando, M.
    Moscone, D.
    De Crescenzi, M.
    NANOTECHNOLOGY, 2014, 25 (06)
  • [34] Three-dimensional theory of stability of a carbon nanotube in a matrix
    A. N. Guz
    International Applied Mechanics, 2006, 42 : 19 - 31
  • [35] Three-dimensional theory of stability of a carbon nanotube in a matrix
    Guz, A. N.
    INTERNATIONAL APPLIED MECHANICS, 2006, 42 (01) : 19 - 31
  • [36] Three-dimensional electrostatic effects of carbon nanotube transistors
    Neophytou, Neophytos
    Guo, Jing
    Lundstrom, Mark S.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (04) : 385 - 392
  • [37] Laminated three-dimensional carbon nanotube integrated circuits
    Jian, Yang
    Sun, Yun
    Feng, Shun
    Zang, Chao
    Li, Bo
    Qiu, Song
    Li, Qing-Wen
    Yan, Xin
    Sun, Dong-Ming
    NANOSCALE, 2022, 14 (18) : 7049 - 7054
  • [38] Three-dimensional integration of silicon chips for automotive applications
    Weber, Werner
    Enabling Technologies for 3-D Integration, 2007, 970 : 103 - 113
  • [39] Optimization of through silicon via for three-dimensional integration
    Du, Li
    Shi, Tielin
    Chen, Pengfei
    Su, Lei
    Shen, Junjie
    Shao, Jie
    Liao, Guanglan
    MICROELECTRONIC ENGINEERING, 2015, 139 : 31 - 38
  • [40] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs
    Zheng, J.
    Gao, X.
    Zhao, W. -S.
    Wang, G.
    2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597