Monolithic Three-Dimensional Integration of Carbon Nanotube FETs with Silicon CMOS

被引:0
|
作者
Shulaker, Max M. [1 ]
Saraswat, Krishna [1 ]
Wong, H. -S. Philip [1 ]
Mitra, Subhasish [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate the first VLSI-compatible approach for monolithic three-dimensional (3D) integration of carbon nanotube field effect transistors (CNFETs) with silicon CMOS for high-performance digital logic applications. Fine-grained monolithic 3D integration is demonstrated at the logic gate level, whereby individual logic gates are composed of both CNFETs and silicon FETs. Monolithic 3D integration is additionally achieved at the circuit-level, with CNFET logic gates cascaded with silicon CMOS logic gates, creating hybrid CNFET-silicon CMOS logic circuits. All the CNFET fabrication steps are VLSI-scalable and silicon CMOS compatible. CNFET fabrication is performed after the silicon CMOS processing is completed and the CNFETs directly overlap on top of the silicon FETs. This work demonstrates both the compatibility of CNFETs with silicon CMOS and the ability to achieve monolithic 3D ICs simultaneously using silicon CMOS and CNFETs.
引用
下载
收藏
页数:2
相关论文
共 50 条
  • [21] Study on crosstalk characteristic of carbon nanotube through silicon vias for three dimensional integration
    Qian, Libo
    Xia, Yinshui
    Liang, Guojian
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 572 - 580
  • [22] Three-dimensional CMOL: three-dimensional integration of CMOS/nanomaterial hybrid digital circuits
    Tu, D.
    Liu, M.
    Wang, W.
    Haruehanroengra, S.
    MICRO & NANO LETTERS, 2007, 2 (02) : 40 - 45
  • [23] Applications of three-dimensional carbon nanotube networks
    Scarselli, Manuela
    Castrucci, Paola
    De Nicola, Francesco
    Cacciotti, Ilaria
    Nanni, Francesca
    Gatto, Emanuela
    Venanzi, Mariano
    De Crescenzi, Maurizio
    BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2015, 6 : 792 - 798
  • [24] Three-dimensional monolithic integration in flexible printed organic transistors
    Kwon, Jimin
    Takeda, Yasunon
    Shiwaku, Rei
    Tokito, Shizuo
    Cho, Kilwon
    Jung, Sungjune
    NATURE COMMUNICATIONS, 2019, 10 (1)
  • [25] Monolithic Three-Dimensional Integration for Memory Scaling and Neuromorphic Computing
    Iyer, Subramanian S.
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [26] Thermal Considerations for Monolithic Integration of Three-Dimensional Integrated Circuits
    Henning, A. K.
    Rajendran, B.
    Cronquist, B.
    Or-Bach, Z.
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [27] Three-dimensional monolithic integration in flexible printed organic transistors
    Jimin Kwon
    Yasunori Takeda
    Rei Shiwaku
    Shizuo Tokito
    Kilwon Cho
    Sungjune Jung
    Nature Communications, 10
  • [28] Hyperdimensional Computing Exploiting Carbon Nanotube FETs, Resistive RAM, and Their Monolithic 3D Integration
    Wu, Tony F.
    Li, Haitong
    Huang, Ping-Chen
    Rahimi, Abbas
    Hills, Gage
    Hodson, Bryce
    Hwang, William
    Rabaey, Jan M.
    Wong, H. -S. Philip
    Shulaker, Max M.
    Mitra, Subhasish
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (11) : 3183 - 3196
  • [29] Carbon Nanotube Integration with a CMOS Process
    Perez, Maximiliano S.
    Lerner, Betiana
    Resasco, Daniel E.
    Pareja Obregon, Pablo D.
    Julian, Pedro M.
    Mandolesi, Pablo S.
    Buffa, Fabian A.
    Boselli, Alfredo
    Lamagna, Alberto
    SENSORS, 2010, 10 (04): : 3857 - 3867
  • [30] Scaling Carbon Nanotube CMOS FETs towards Quantum Limit
    Qiu, Chenguang
    Zhang, Zhiyong
    Peng, Lian-Mao
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,