On-chip Test Acceleration for Advanced Technologies

被引：0

作者：

Yang, Shenzhi ^{[1
]}

Lan, Fan ^{[1
]}

Pan, Weiwei ^{[1
]}

Yang, Ludan ^{[1
]}

Zheng, Yongjun ^{[1
]}

机构：

[1] Semitronix Inc, Hangzhou, Zhejiang, Peoples R China

来源：

2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) | 2021年

关键词：

addressable test chip; on-chip acceleration;

D O I：

10.1109/EDTM50988.2021.9420929

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel on-chip test acceleration method was developed to speed up addressable test chip measurements. Co-optimized with tester hardware, a sustained test speed of up to 40,000 items per second was achieved, corresponding to 30X of a traditional test setup. This method was employed to address critical test challenges during both technology development and mass production phases of advanced technologies.

引用

页数：3

共 50 条

[21] CMOS blocks for on-chip RF test
Ramzan, Rashad
Dabrowski, Jerzy
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (02) : 151 - 160
[22] ON-CHIP TEST PORTS OFFER A HAVEN
NOVELLINO, J
ELECTRONIC DESIGN, 1994, 42 (07) : 20 - 20
[23] AT LAST, A STANDARD ON-CHIP TEST BUS
GOSCH, J
ELECTRONICS, 1988, 61 (16): : 57 - 57
[24] March test and on-chip test circuit of flash memories
Ko, JN
Huang, JR
Chang, TY
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 128 - 131
[25] On-chip versus off-chip test: An artificial dichotomy
Aitken, RC
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1146 - 1146
[26] Electromigration challenges for advanced on-chip Cu interconnects
Li, Baozhen
Christiansen, Cathryn
Badami, Dinesh
Yang, Chih-Chao
MICROELECTRONICS RELIABILITY, 2014, 54 (04) : 712 - 724
[27] An On-Chip ESD Sensor for Use in Advanced Packaging
Kannan, K. T.
Vaisband, Boris
Sahoo, Krutikesh
Iyer, Subramanian S.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (07): : 1051 - 1062
[28] On-chip induction modeling: Basics and advanced methods
Beattie, MW
Pileggi, LT
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 712 - 729
[29] Designing fast on-chip interconnects for deep submicrometer technologies
Hossain, R
Viglione, F
Cavalli, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (02) : 276 - 280
[30] On-Chip Detection of the Biomarkers for Neurodegenerative Diseases: Technologies and Prospects
Song, Chao
Que, Suya
Heimer, Lucas
Que, Long
MICROMACHINES, 2020, 11 (07)

← 1 2 3 4 5 →