Analytical modeling on the drain current characteristics of gate-all-around TFET with the incorporation of short-channel effects

被引：3

作者：

Xu, Wanjie ^{[1
]}

Wong, Hei ^{[1
]}

Iwai, Hiroshi ^{[2
]}

Liu, Jun ^{[1
]}

Qin, Pei ^{[1
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Tokyo Inst Technol, Frontier Res Ctr, Yokohama, Kanagawa 2268502, Japan

来源：

SOLID-STATE ELECTRONICS | 2017年 / 138卷

关键词：

FIELD-EFFECT TRANSISTORS; TUNNEL-FETS; MOSFETS;

D O I：

10.1016/j.sse.2017.07.004

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analytical model for describing the drain current characteristics of gate-all-around (GAA) tunneling field-effect transistor (TFET) is developed. Starting from potential distribution derived from Poisson's equation in different regions along the channel, drain current model is developed based on Kane's approach. The new model shows a better accuracy than the previously reported models. It is valid for larger ranges of bias conditions and channel length also. In particular, we have taken the effect of drain bias on the source junction tunneling into account. This effect is quite significant for the subthreshold conduction of short-channel devices. The validity of this model has been confirmed with TCAD simulation. (C) 2017 Elsevier Ltd. All rights reserved.

引用

页码：24 / 29

页数：6

共 50 条

[1] A compact drain current model of short-channel cylindrical gate-all-around MOSFETs
Tsormpatzoglou, A.
Tassis, D. H.
Dimitriadis, C. A.
Ghibaudo, G.
Pananakakis, G.
Clerc, R.
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (07)
[2] Comment on 'A compact drain current model of short-channel cylindrical gate-all-around MOSFETs'
Jha, Shankaranand
Kumar, Subindu
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (03)
[3] Reply to 'Comment on "A compact drain current model of short-channel cylindrical gate-all-around MOSFETs"'
Tsormpatzoglou, A.
Tassis, D. H.
Dimitriadis, C. A.
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (03)
[4] Modeling, verification and comparison of short-channel double gate and gate-all-around MOSFETs
Kolberg, S.
Borli, H.
Fjeldly, T. A.
[J]. MATHEMATICS AND COMPUTERS IN SIMULATION, 2008, 79 (04) : 1107 - 1115
[5] Precise Analytical Model for Short-Channel Quadruple-Gate Gate-All-Around MOSFET
Sharma, Dheeraj
Vishvakarma, Santosh Kumar
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (03) : 378 - 385
[6] Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs
Borli, Hakon
Kolberg, Sigbjorn
Fjeldly, Tor A.
Iniguez, Benjamin
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2678 - 2686
[7] Analytical modeling of a dual-material graded-channel cylindrical gate-all-around FET to minimize the short-channel effects
Mudidhe, Praveen Kumar
Nistala, Bheema Rao
[J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (01) : 199 - 208
[8] Analytical modeling of a dual-material graded-channel cylindrical gate-all-around FET to minimize the short-channel effects
Praveen Kumar Mudidhe
Bheema Rao Nistala
[J]. Journal of Computational Electronics, 2023, 22 : 199 - 208
[9] Modeling Short-Channel Effect of Elliptical Gate-All-Around MOSFET by Effective Radius
Zhang, Lining
Li, Lin
He, Jin
Chan, Mansun
[J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1188 - 1190
[10] Physics Based Current and Capacitance Model of Short-Channel Double Gate and Gate-All-Around MOSFETs
Borli, H.
Kolberg, S.
Fjeldly, T. A.
[J]. 2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 493 - 498

← 1 2 3 4 5 →