Key aspects on ESD protection design for ICs: Mixed-mode simulation and RF/mixed-signal ESD

被引：0

作者：

Wang, A ^{[1
]}

Feng, H ^{[1
]}

Chen, G ^{[1
]}

Zhan, R ^{[1
]}

Xie, H ^{[1
]}

Wu, Q ^{[1
]}

Guan, X ^{[1
]}

机构：

[1] IIT, Dept ECE, Chicago, IL 60616 USA

来源：

2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年

关键词：

RF ESD protection; mixed-mode;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper reviews the key aspects in on-chip ESD (electrostatic discharge) protection circuitry design. The mixed-mode ESD Simulation-design methodology is discussed to address the design prediction task. New challenges in ESD protection design for RF/mixed-Signal ICs are discussed that include the complex ESD-circuit interactions, RF ESD protection characterization and hill-chip ESD protection solutions.

引用

页码：1000 / 1005

页数：6

共 50 条

[41] Mixed-signal simulation for top-down design
Electronic Product Design, 1998, 19 (08):
[42] ESD protection design for mixed-voltage I/O interfaces - Overview
Ker, Ming-Dou
Lin, Kun-Hsien
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 493 - 498
[43] Design and Analysis of Low-Voltage Low-Parasitic ESD Protection for RF ICs in CMOS
Liu, Jian
Wang, Xin
Zhao, Hui
Fang, Qiang
Wang, Albert
Lin, Lin
Tang, He
Fan, Siqiang
Zhao, Bin
Wen, Shi-Jie
Wong, Richard
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (05) : 1100 - 1110
[44] An approach to computer simulation of bonding and package crosstalk in mixed-signal CMOS ICs
Trucco, G
Boselli, G
Liberali, V
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 129 - 134
[45] Whole-chip ESD protection scheme for CMOS mixed-mode IC's in deep-submicron CMOS technology
Ker, MD
Wu, CY
Chang, HH
Wu, TS
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 31 - 34
[46] Impact of Module Design on the Signal-Isolation of Mixed-Signal RF Applications
Secareanu, Radu M.
Yang, Jian
Li, Qiang
Briones, Luis
Eid, Salem
Jean-Stephane, Vigier
Hartin, Olin
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3749 - 3752
[47] 0.5-mu M CBiCMOS process builds RF mixed-mode ICs
Goodenough, F
ELECTRONIC DESIGN, 1996, 44 (07) : 40 - 40
[48] Automated macromodelling for simulation of signals and noise in mixed-signal/RF systems
Roychowdhury, J
ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 143 - 167
[49] Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs
Charbon, E
Gharpurey, R
Meyer, RG
SangiovanniVincentelli, A
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 455 - 462
[50] NLDMOS ESD Scaling Under Human Metal Model for 40-V Mixed-Signal Applications
Malobabic, Slavica
Salcedo, Javier A.
Hajjar, Jean-Jacques
Liou, Juin J.
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) : 1595 - 1597

← 1 2 3 4 5 →