Area-power efficient lifting-based DWT hardware for implantable neuroprosthetics

被引:1
|
作者
Kamboh, Awais M. [1 ]
Raetz, Matthew [1 ]
Mason, Andrew [1 ]
Oweiss, Karim [1 ]
机构
[1] Michigan State Univ, E Lansing, MI 48824 USA
关键词
D O I
10.1109/ISCAS.2007.377936
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Discrete wavelet transform (DWT) has been shown to provide exceptionally efficient data compression for neural records. This paper describes an area-power minimized hardware implementation of the lifting scheme for multi-level, multi-channel DWT. Performance tradeoffs and key design decisions for implantable neuroprosthetics are analyzed. A 32-channel, 4-level version of the circuit has been custom designed in 0.18 mu m CMOS and occupies only 0.16mm(2).
引用
下载
收藏
页码:2371 / 2374
页数:4
相关论文
共 50 条
  • [11] Comparison of lifting and B-spline DWT implementations for implantable neuroprosthetics
    Kamboh, Awais M.
    Mason, Andrew
    2006 IEEE SENSORS, VOLS 1-3, 2006, : 811 - +
  • [12] Novel Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2D Inverse DWT
    Savic, Goran
    Rajovic, Vladimir
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (07)
  • [13] A new VLSI architecture of lifting-based DWT
    Seo, Young-Ho
    Kim, Dong-Wook
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 146 - 151
  • [14] Energy- and Area-Efficient Parameterized Lifting-Based 2-D DWT Architecture on FPGA
    Hu, Yusong
    Prasanna, Viktor K.
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [15] An Area-Power Efficient Denoising Hardware Architecture for Real EOG Signal
    Kumar, Gundugonti Kishore
    Narayanam, Balaji
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (15)
  • [16] Efficient Parallel Hardware Architecture for Lifting-Based Discrete Wavelet Transform
    Hao, Yanling
    Liu, Ying
    Wang, Renlong
    2008 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-11, 2008, : 706 - 710
  • [17] A VLSI architecture for lifting-based wavelet transform with power efficient
    Xiong, CY
    Zheng, S
    Tian, JW
    Liu, J
    THIRD INTERNATIONAL SYMPOSIUM ON MULTISPECTRAL IMAGE PROCESSING AND PATTERN RECOGNITION, PTS 1 AND 2, 2003, 5286 : 294 - 298
  • [18] An Internal Folded Hardware-Efficient Architecture for Lifting-Based Multi-Level 2-D 9/7 DWT
    Zhang, Wei
    Wu, Changkun
    Zhang, Pan
    Liu, Yanyan
    APPLIED SCIENCES-BASEL, 2019, 9 (21):
  • [19] Efficient scheduling method to reduce memory requirement for lifting-based 2D DWT circuit
    Kim, S
    Lee, S
    Cho, K
    ELECTRONICS LETTERS, 2004, 40 (22) : 1450 - 1451
  • [20] Lifting-based fast and low memory DWT computation for IoT platform
    Tausif, Mohd
    Khan, Ekram
    Hasan, Mohd
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 435 - 440