Performance impact of task-to-task communication protocol in Network-on-Chip

被引:0
|
作者
Bagherzadeh, Nader [1 ]
Matsuura, Masaru [2 ]
机构
[1] Univ Calif Irvine, Irvine, CA 92717 USA
[2] Sony Corp, Tokyo, Japan
关键词
D O I
10.1109/ITNG.2008.109
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) is a strong candidate for scalable interconnect design of Multi-Processor System-on-Chip (MPSoC). Software tasks of MPSoC require a certain protocol to communicate with each other In NoC such a communication protocol should be handled at Network Interface and/or Processor Element level and it is expected that different protocols show their trade-offs. In consideration of the above, we employed two types of basic protocol and investigated their performance impact. The contribution of this work is to quantitatively evaluate effectiveness of using separate communication protocols depending on the task structure.
引用
收藏
页码:1101 / +
页数:3
相关论文
共 50 条
  • [31] Task mapping and scheduling for network-on-chip based multi-core platform with transient faults
    Chatterjee, Navonil
    Paul, Suraj
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 83 : 34 - 56
  • [32] HDA: Hierarchical and dependency-aware task mapping for network-on-chip based embedded systems
    Huang, Chun-Hsian
    JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 108
  • [33] DLibOS: Performance and Protection with a Network-on-Chip
    Mallon, Stephen
    Gramoli, Vincent
    Jourjon, Guillaume
    ACM SIGPLAN NOTICES, 2018, 53 (02) : 737 - 750
  • [34] A permanent fault tolerant dynamic task allocation approach for Network-on-Chip based multicore systems
    Paul, Suraj
    Chatterjee, Navonil
    Ghosal, Prasun
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 : 287 - 303
  • [35] Performance Analysis of the Impact of Design Parameters to Network-on-Chip (NoC) Architecture
    Phing, Ng Yen
    Warip, M. N. Mohd
    Ehkan, Phaklen
    Zulkefli, F. W.
    Ahmad, R. Badlishah
    RECENT TRENDS IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2018, 5 : 237 - 246
  • [36] Adaptive Algorithm Based on Renyi's Entropy for Task Mapping in a Hierarchical Wireless Network-on-Chip Architecture
    Sacanamboy, Maribell
    Bolanos, Freddy
    Bernal, Alvaro
    COMPUTACION Y SISTEMAS, 2018, 22 (03): : 985 - 996
  • [37] The Design of a Network-On-Chip Architecture Based On An Avionic Protocol
    Ben Achballah, Ahmed
    Ben Saoud, Slim
    2014 WORLD SYMPOSIUM ON COMPUTER APPLICATIONS & RESEARCH (WSCAR), 2014,
  • [38] Channel allocation protocol for reconfigurable Optical Network-on-Chip
    Luo, Jiating
    Killian, Cedric
    Le Beux, Sebastien
    Chillet, Daniel
    Li, Hui
    O'Connor, Ian
    Sentieys, Olivier
    2015 WORKSHOP ON EXPLOITING SILICON PHOTONICS FOR ENERGY-EFFICIENT HIGH PERFORMANCE COMPUTING (SIPHOTONICS), 2014, : 33 - 39
  • [39] Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles
    Hosseinabady, M.
    Nunez-Yanez, J. L.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (01): : 1 - 11
  • [40] Simulation of synchronous Network-on-chip router for System-on-chip communication
    Ilic, Marko R.
    Petrovic, Vladimir Z.
    Jovanovic, Goran S.
    2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), 2012, : 506 - 509