Optimal design of a CMOS op-amp via geometric programming

被引:325
|
作者
Hershenson, MD [1 ]
Boyd, SP
Lee, TH
机构
[1] Barcelona Design Inc, Sunnyvale, CA 94086 USA
[2] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
circuit optimization; CMOS analog integrated circuits; design automation; geometric programming; mixed analog-digital integrated circuits; operational amplifiers;
D O I
10.1109/43.905671
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a new method for determining component values and transistor dimensions for CMOS operational amplifiers (op-amps). We observe that a wide variety of design objectives and constraints have a special form, i.e., they are posynomial functions of the design variables. As a result, the amplifier design problem can be expressed as a special form of optimization problem called geometric programming, for which very efficient global optimization methods have been developed. As a consequence we can efficiently determine globally optimal amplifier designs or globally optimal tradeoffs among competing performance measures such as power, open-loop gain, and bandwidth. Our method, therefore, yields completely automated sizing of (globally) optimal CMOS amplifiers, directly from specifications. In this paper, we apply this method to a specific widely used operational amplifier architecture, showing in detail how to formulate the design problem as a geometric program. We compute globally optimal tradeoff curves relating performance measures such as power dissipation, unity-gain bandwidth, and open-loop gain. We show how the method can be used to size robust designs, i.e., designs guaranteed to meet the specifications for a variety of process conditions and parameters.
引用
收藏
页码:1 / 21
页数:21
相关论文
共 50 条
  • [1] CMOS op-amp sizing using a geometric programming formulation
    Mandal, P
    Visvanathan, V
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) : 22 - 38
  • [2] CMOS Op-Amp Power Optimization in All Regions of Inversion Using Geometric Programming
    Aguirre, Pablo
    Silveira, Fernando
    [J]. SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 152 - 157
  • [3] CMOS Op-amp Circuit Synthesis with Geometric Programming Models for Layout-Dependent Effects
    Zhang, Yu
    Liu, Bo
    Yang, Bo
    Li, Jing
    Nakatake, Shigetoshi
    [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 464 - 469
  • [4] Design of OP-AMP using CMOS Technology & Its Application
    Katara, Arun
    Balwani, Riya
    Wagh, Priya
    Salankar, Prachi
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3633 - 3636
  • [5] A new approach for CMOS op-amp synthesis
    Mandal, P
    Visvanathan, V
    [J]. TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 189 - 194
  • [6] CMOS op-amp with battery save feature
    不详
    [J]. ELECTRONIC ENGINEERING, 2000, 72 (879): : 30 - 30
  • [7] GPCAD: A tool for CMOS op-amp synthesis
    Hershenson, MD
    Boyd, SP
    Lee, TH
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 296 - 303
  • [8] Modified CMOS op-amp with improved gain and bandwidth
    Mottaghi-Kashtiban, Mahdi
    Hadidi, Khayrollah
    Khoei, Abdollah
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (06) : 775 - 780
  • [9] A RECONFIGURABLE OP-AMP/DDA CMOS AMPLIFIER ARCHITECTURE
    ZARABADI, SR
    LARSEN, F
    ISMAIL, M
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1992, 39 (06): : 484 - 487
  • [10] Design and analysis of Two stage op-amp in 180nm CMOS Process
    Smrithi, V.
    Sam, D. S. Shylu
    Manoj, G.
    [J]. 2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 253 - 257