Cmos LNA design for system-on-chip receiver stages

被引：0

作者：

Telli, A ^{[1
]}

Askar, M ^{[1
]}

机构：

[1] TUBITAK BILTEN, Sci & Tech Res Council Turkey, Informat Technol Inst, TR-06531 Ankara, Turkey

来源：

2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers | 2004年

关键词：

low noise amplifier; LNA; receiver;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this study, narrowband single-ended inductive source degenerated Low Noise Amplifiers (LNAs) for "System-on-Chip" receiver stages have been designed, simulated and compared using Mietec CMOS 0.7 mu m process and the Cadence/BSIM3v3 tool with active or L-biased DC-bias circuitries. Since there is an intension to use LNAs for GSM and S-band low earth orbit (LEO) space applications, the operating frequencies have been chosen as 900MHz, 2025 MHz and 2210 MHz.

引用

页码：171 / 174

页数：4

共 50 条

[21] A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip
Loo, Wei-Khee
Tan, Kok-Siang
Teh, Ying-Khai
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 411 - 414
[22] System-on-Chip (SOC) Design for CNC System
Chen, Youdong
Wei, Hongxing
Sun, Kai
Wang, Tianmiao
Zou, Yong
ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 685 - +
[23] Design of the TRIO system-on-chip for aerospace
Kottaras, G
Sarris, E
Paschalidis, B
Stamatopoulos, N
Paschalidis, N
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2004, 40 (03) : 862 - 878
[24] Testability issues of system-on-chip design
Novak, F
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (02): : 84 - 87
[25] System-on-chip design: Engineering or art
Stamenkovic, Z.
2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 401 - 408
[26] Design of a Broadband LNA for a Ship Receiver System
Zhang, Tong
Shuai, Yiting
2018 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 2018 IEEE ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC/APEMC), 2018, : 631 - 636
[27] System-on-chip design for a statistical decoder
Wang, Liang-Hao
Zhu, Zheng
Luo, Kai
Li, Bingbo
Zhang, Ming
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 966 - 969
[28] Dependable design technique for system-on-chip
Kubalik, Pavel
Kubatova, Hana
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (3-4) : 452 - 464
[29] Autonomous learning design in System-on-chip
Zhou, Yimin
Krundel, Ludovic
Mulvaney, David
Chouliaras, Vassilios
Xu, Guoqing
Fu, Guoqiang
2013 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (ROBIO), 2013, : 1054 - 1059
[30] System-on-chip design with dataflow architecture
Wu, BF
Peng, CL
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 712 - 716

← 1 2 3 4 5 →