Low Power Conditional Pulse Control with Transmission Gate Flip-Flop

In the present work, Low Power Conditional Pulse Control with Transmission Gate Flip-Flop (CPCTG-FF) design based on signal feed through scheme is proposed. The proposed design removes the long discharging path problem with intermediate nodes using the pulse generation control logic with transmission gate (which facilitates a faster discharge operation). Transmission gate and a NMOS are used to control the input data and clock circuit to reduce the power dissipation along the critical path. As a result, very low power dissipation occurs when there is no switching. T-Spice (Tanner 14.1) is used for the simulation purposes. All simulation results are based on using CMOS 90-nm technology at 500MHz clock frequency. Its maximum power saving compared to conditional pulse enhancement scheme flip-flop [1] is up to 16.84% and compared to signal feed through scheme designs [2] is up to 37.19%.