A Block-Based Parallel Decoding Architecture for Convolutional Codes

被引：0

作者：

Su, Chengyi ^{[1
]}

Zhang, Yu ^{[1
]}

Pan, Changyong ^{[1
]}

Wan, Xiaofeng ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Tsinghua Natl Lab Informat Sci & Technol, State Key Lab Microwave & Digital Commun, Beijing 100084, Peoples R China

来源：

2010 5TH INTERNATIONAL ICST CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM) | 2010年

关键词：

Convolutional Codes; Parallel Decoding; Viterbi algorithm; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper delivers a block-based parallel convolutional decoding architecture in which several Viterbi decoders work concurrently to decode consecutive code blocks. Each code block contains a preamble and a postamble which are duplicate data from neighbor blocks. Preamble and postamble are beneficial to the continuity and correctness of decoding output. Simulation results demonstrate that this architecture has a negligible coding-gain loss, compared with the conventional Viterbi decoder. An FPGA implementation of this architecture achieves a throughput up to 1.2Gbps.

引用

页数：4

共 50 条

[41] Adaptive decoding of convolutional codes
Hueske, K.
Geldmacher, J.
Goetze, J.
ADVANCES IN RADIO SCIENCE, 2007, 5 : 209 - 214
[42] MICROPROCESSOR DECODING OF CONVOLUTIONAL CODES
BEAUCHAMP, JN
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1977, 13 (04) : 464 - 464
[43] Suboptimum decoding of convolutional codes based on escape mechanism
Peng, Wan-Quan
Zhang, Cheng-Chang
Feng, Wen-Jiang
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2014, 42 (04): : 828 - 832
[44] Comparative Analysis of Convolutional Codes based on ML Decoding
Agrawal, Tarun
Kumar, Anjan
Saraswat, Shelesh Krishna
2016 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2016, : 41 - 45
[45] Block-based parallel intra prediction scheme for HEVC
Jiang, Jie
Guo, Baolong
Mo, Wei
Fan, Kefeng
Journal of Multimedia, 2012, 7 (04): : 289 - 294
[46] Decoding concatenated codes with convolutional inner codes
Zyablov, V.V.
Yustesen, J.
Dettmar, U.
Zorger, U.
Problemy Peredachi Informatsii, 1994, 30 (02): : 3 - 9
[47] Block-Based Programming Abstractions for Explicit Parallel Computing
Feng, Annette
Tilevich, Eli
Feng, Wu-chun
2015 IEEE BLOCKS AND BEYOND WORKSHOP (BLOCKS AND BEYOND), 2015, : 71 - 75
[48] Block-SSD: A New Block-Based Blocking SSD Architecture
Wong, Ryan
Tyagi, Arjun
Cho, Sungjun
Sampat, Pratik
Sun, Yiqiu
arXiv,
[49] Fine Grain Parallel Decoding of Turbo Product Codes: Algorithm and Architecture
Goubier, Thierry
Dezan, Catherine
Pottier, Bernard
Jego, Christophe
2008 5TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND RELATED TOPICS, 2008, : 90 - +
[50] Parallel Architecture for Decoding LDPC Codes on High Speed Communication Systems
Morero, Damian A.
Corral-Briones, Graciela
Hueda, Mario R.
2008 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS, 2008, : 107 - 110

← 1 2 3 4 5 →