A Block-Based Parallel Decoding Architecture for Convolutional Codes

被引：0

作者：

Su, Chengyi ^{[1
]}

Zhang, Yu ^{[1
]}

Pan, Changyong ^{[1
]}

Wan, Xiaofeng ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Tsinghua Natl Lab Informat Sci & Technol, State Key Lab Microwave & Digital Commun, Beijing 100084, Peoples R China

来源：

2010 5TH INTERNATIONAL ICST CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM) | 2010年

关键词：

Convolutional Codes; Parallel Decoding; Viterbi algorithm; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper delivers a block-based parallel convolutional decoding architecture in which several Viterbi decoders work concurrently to decode consecutive code blocks. Each code block contains a preamble and a postamble which are duplicate data from neighbor blocks. Preamble and postamble are beneficial to the continuity and correctness of decoding output. Simulation results demonstrate that this architecture has a negligible coding-gain loss, compared with the conventional Viterbi decoder. An FPGA implementation of this architecture achieves a throughput up to 1.2Gbps.

引用

页数：4

共 50 条

[31] A Parallel Processing Approach for Fast Iterative Decoding of Orthogonal Convolutional Codes
He, Yu-Cheng
Haccoun, David
Cardinal, Christian
2006 IEEE 63RD VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2006, : 2499 - 2502
[32] Continuous EEG Decoding of Pilots' Mental States Using Multiple Feature Block-Based Convolutional Neural Network
Lee, Dae-Hyeok
Jeong, Ji-Hoon
Kim, Kiduk
Yu, Baek-Woon
Lee, Seong-Whan
IEEE ACCESS, 2020, 8 (08): : 121929 - 121941
[33] High Throughput Parallel Decoding Method for Serial Concatenated Convolutional Codes Based on CCSDS Standard
Li L.-T.
Liu H.
Zhang S.-Y.
Liu Y.-A.
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2018, 38 (07): : 733 - 738
[34] A Parallel Architecture Space-Time Block Codes
Hu, Feng
Jin, Libiao
Li, Jianzeng
2012 6TH ASIA-PACIFIC CONFERENCE ON ENVIRONMENTAL ELECTROMAGNETICS (CEEM' 2012), 2012, : 198 - 201
[35] A* decoding of block codes
Ekroot, L
Dolinar, S
IEEE TRANSACTIONS ON COMMUNICATIONS, 1996, 44 (09) : 1052 - 1056
[36] High-throughput partial-parallel block-layered decoding architecture for nonbinary LDPC codes
Huyen Pham Thi
Ajaz, Sabooh
Lee, Hanho
INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 52 - 63
[37] UNIVERSALLY OPTIMUM BLOCK-CODES AND CONVOLUTIONAL-CODES WITH MAXIMUM-LIKELIHOOD DECODING
HASHIMOTO, T
ARIMOTO, S
IEEE TRANSACTIONS ON INFORMATION THEORY, 1980, 26 (03) : 272 - 277
[38] A fully parallel-pipelined architecture for full-search block-based motion estimation
Sayed, M
Badawy, W
ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 24 - 27
[39] SYNDROME DECODING OF CONVOLUTIONAL CODES
SCHALKWIJK, JPM
VINCK, AJ
IEEE TRANSACTIONS ON COMMUNICATIONS, 1975, CO23 (07) : 789 - 792
[40] A Decoding Algorithm for Convolutional Codes
Martin Sanchez, Sandra
Plaza Martin, Francisco J.
MATHEMATICS, 2022, 10 (09)

← 1 2 3 4 5 →