Implementation of Synaptic Device Using Various High-k Gate Dielectric Stacks

被引：5
|
作者：
Seo, Young-Tak
Park, Min-Kyu
Bae, Jong-Ho
Park, Byung-Gook
Lee, Jong-Ho [1 ]
机构：
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 031326, South Korea
来源：
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | 2020年 / 20卷 / 07期
关键词：
Synaptic Device; Field-Effect Transistor (FET); High-k Material; Paired-Pulse Facilitation (PPF); Short-Term Plasticity (STP); Long-Term Plasticity (LTP); MEMORY; PLASTICITY; NETWORK; CIRCUIT;
D O I：
10.1166/jnn.2020.17788
中图分类号：
O6 [化学];
学科分类号：
0703 ;
摘要：
We investigate the characteristics of short-term and long-term synaptic plasticity in a Si-based field-effect transistor (FET)-type memory device. An Al2O3/HfO2/Si3N4/SiO2 gate dielectric stack is used to realize short-term and long-term plasticity (STP/LTP). Si3N4 and HfO2 layers are designed to charge trap layer for synaptic device. The mechanism of STP and LTP operation is analyzed by considering the device response to the potentiation and depression pulses and retention measurement of the memory functionality. To investigate the STP operation, paired pulse facilitation (PPF) measurement is performed. The retention characteristic is also studied to validate the LTP property of the device. By investigating a device with an Al2O3/HfO2/Si3N4 stack as a control device, it is shown that the Al2O3/HfO2/Si3N4/SiO2 stack device is suitable for a synaptic device in neuromorphic systems.
引用
收藏
页码：4292 / 4297
页数：6
相关论文
共 50 条
  • [41] Characterization of high-K dielectric stacks for flash memory applications
    Mansouri, M
    Chiou, YL
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 397 - 402
  • [42] Application of spectrum imaging to the study of high-k dielectric stacks
    Craven, AJ
    MacKenzie, M
    McComb, DW
    Hamilton, DA
    MICROSCOPY OF SEMICONDUCTING MATERIALS 2003, 2003, (180): : 393 - 396
  • [43] The Improvement of Reliability of High-k/Metal Gate pMOSFET Device with Various PMA Conditions
    Yang, Yi-Lin
    Zhang, Wenqi
    Cheng, Chi-Yun
    Yeh, Andwen-Kuan
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2012, 2012
  • [44] High-k gate stacks for planar, scaled CMOS integrated circuits
    Huff, HR
    Hou, A
    Lim, C
    Kim, Y
    Barnett, J
    Bersuker, G
    Brown, GA
    Young, CD
    Zeitzoff, PM
    Gutt, J
    Lysaght, P
    Gardner, MI
    Murto, RW
    MICROELECTRONIC ENGINEERING, 2003, 69 (2-4) : 152 - 167
  • [45] Counter Dipole Layer Formation in Multilayer High-k Gate Stacks
    Hibino, Shinya
    Nishimura, Tomonori
    Nagashio, Kosuke
    Kita, Koji
    Toriumi, Akira
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (08)
  • [46] Analysis of injection current with electron temperature for high-K gate stacks
    Ohkura, Y
    Takashino, H
    Wakahara, S
    Nishi, K
    SISPAD 2002: INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2002, : 239 - 242
  • [47] Formation of Dipole Layers at Oxide Interfaces in High-k Gate Stacks
    Kita, Koji
    Zhu, Li Qiang
    Nishimura, Tomonori
    Nagashio, Kosuke
    Toriumi, Akira
    SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES, 2010, 33 (06): : 463 - 477
  • [48] Thermally unstable ruthenium oxide gate electrodes in Metal/High-k gate stacks
    Kadoshima, Masaru
    Aminaka, Toshio
    Kurosawa, Etsuo
    Aoyama, Takayuki
    Nara, Yasuo
    Ohji, Yuzuru
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2108 - 2111
  • [49] 1/f Noise in Drain and Gate Current of MOSFETs With High-k Gate Stacks
    Magnone, P.
    Crupi, F.
    Giusi, G.
    Pace, C.
    Simoen, E.
    Claeys, C.
    Pantisano, L.
    Maji, D.
    Rao, V. Ramgopal
    Srinivasan, P.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (02) : 180 - 189
  • [50] Charge instability in high-k gate stacks with metal and polysilicon electrodes
    Neugroschel, A
    Bersuker, G
    2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 84 - 88
12345