Implementation of Synaptic Device Using Various High-k Gate Dielectric Stacks

被引：5
|
作者：
Seo, Young-Tak
Park, Min-Kyu
Bae, Jong-Ho
Park, Byung-Gook
Lee, Jong-Ho [1 ]
机构：
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 031326, South Korea
来源：
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | 2020年 / 20卷 / 07期
关键词：
Synaptic Device; Field-Effect Transistor (FET); High-k Material; Paired-Pulse Facilitation (PPF); Short-Term Plasticity (STP); Long-Term Plasticity (LTP); MEMORY; PLASTICITY; NETWORK; CIRCUIT;
D O I：
10.1166/jnn.2020.17788
中图分类号：
O6 [化学];
学科分类号：
0703 ;
摘要：
We investigate the characteristics of short-term and long-term synaptic plasticity in a Si-based field-effect transistor (FET)-type memory device. An Al2O3/HfO2/Si3N4/SiO2 gate dielectric stack is used to realize short-term and long-term plasticity (STP/LTP). Si3N4 and HfO2 layers are designed to charge trap layer for synaptic device. The mechanism of STP and LTP operation is analyzed by considering the device response to the potentiation and depression pulses and retention measurement of the memory functionality. To investigate the STP operation, paired pulse facilitation (PPF) measurement is performed. The retention characteristic is also studied to validate the LTP property of the device. By investigating a device with an Al2O3/HfO2/Si3N4 stack as a control device, it is shown that the Al2O3/HfO2/Si3N4/SiO2 stack device is suitable for a synaptic device in neuromorphic systems.
引用
收藏
页码：4292 / 4297
页数：6
相关论文
共 50 条
  • [21] Accurate Model for Time-Dependent Dielectric Breakdown of High-K Metal Gate Stacks
    Nigam, T.
    Kerber, A.
    Peumans, P.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 523 - +
  • [22] Recovery of the MOSFET and Circuit Functionality After the Dielectric Breakdown of Ultrathin High-k Gate Stacks
    Crespo-Yepes, A.
    Martin-Martinez, J.
    Rothschild, A.
    Rodriguez, R.
    Nafria, M.
    Aymerich, X.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 543 - 545
  • [23] Impact of Local Variations in High-k Dielectric on Breakdown and Recovery Characteristics of Advanced Gate Stacks
    Pey, K. L.
    Shubhakar, K.
    Raghavan, N.
    Wu, X.
    Bosman, M.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [24] Divergent dielectric characteristics in cascaded high-K gate stacks with reverse gradient bandgap structures
    Tsai, Meng-Chen
    Cheng, Po-Hsien
    Lee, Min-Hung
    Lin, Hsin-Chih
    Chen, Miin-Jang
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2016, 49 (26)
  • [25] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 82 : 82 - 85
  • [26] Influence of interlayer properties on the characteristics of high-k gate stacks
    Engstrom, O.
    Mitrovic, I. Z.
    Hall, S.
    SOLID-STATE ELECTRONICS, 2012, 75 : 63 - 68
  • [27] Review of reliability issues in high-k/metal gate stacks
    Degraeve, R.
    Aoulaiche, M.
    Kaczer, B.
    Roussel, Ph.
    Kauerauf, T.
    Sahhaf, S.
    Groeseneken, G.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 239 - +
  • [28] Development of high-k gate dielectric materials
    Wu De-Qi
    Zhao Hong-Sheng
    Yao Jin-Cheng
    Zhang Dong-Yan
    Chang Ai-Min
    JOURNAL OF INORGANIC MATERIALS, 2008, 23 (05) : 865 - 871
  • [29] Interface dipole engineering in metal gate/high-k stacks
    CHU Paul K
    Chinese Science Bulletin, 2012, 57 (22) : 2872 - 2878
  • [30] Bond strain and defects at interfaces in high-k gate stacks
    Lucovsky, G
    Phillips, JC
    MICROELECTRONICS RELIABILITY, 2005, 45 (5-6) : 770 - 778
12345