Implementation of Efficient Mix Column Transformation for AES encryption

被引:0
|
作者
Priya, S. Sridevi Sathya [1 ]
Junias, M. [1 ]
Jenifer, Sarah S. [1 ]
Lavanya, A. [1 ]
机构
[1] Karunya Univ, ECE, Coimbatore, Tamil Nadu, India
关键词
Cryptography; Plain text; Cipher text; Mix column; Key expansion;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The National Institute of Standards and Technology(NIST) announced Rijndael as the new Advanced Encryption Standard(AES). DES algorithm was the predecessor of AES algorithm which was insecure because of force attacks. The AES is a symmetric block cipher. This encryption process consists of key expansion, Add Round Key, sub bytes, Shift Rows and mix column. This paper presents the survey of efficient cryptographic algorithms and implementation of efficient Mix Column in AES algorithm. Mix column transformation is the linear operation in which the state array matrix is multiplied with constant square matrix. LUT architecture is to be introduced in Mix Column in order to reduce the area. Also pipelining architecture is to be introduced in order to reduce the de;ay since the multiplication is the slow process which in-turn reduces the speed of whole AB encryption process.
引用
收藏
页码:95 / 100
页数:6
相关论文
共 50 条
  • [41] Efficient implementation of AES algorithm in FPGA device
    Kaur, Swinder
    Vig, Renu
    ICCIMA 2007: INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, VOL II, PROCEEDINGS, 2007, : 179 - 187
  • [42] FPGA Based Highly Efficient AES Implementation
    Zhang, Yong
    Zhou, Fang
    Wu, Ning
    Yasir
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2017, VOL I, 2017, : 5 - 9
  • [43] Efficient Implementation of the AES Algorithm for Security Applications
    Soliman, Shady Mohamed
    Magdy, Baher
    Abd El Ghany, Mohamed A.
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 206 - 210
  • [44] Extended instructions for the AES cryptography and their efficient implementation
    Nadehara, K
    Ikekawa, M
    Kuroda, I
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 152 - 157
  • [45] Aes efficient implementation for extensible firmware interface
    Chen Tianzhou
    He Zhenjie
    Hu Wei
    PROCEEDINGS OF THE 17TH IASTED INTERNATIONAL CONFERENCE ON MODELLING AND SIMULATION, 2006, : 376 - +
  • [46] FPGA implementation of highly scalable AES algorithm using modified mix column with gate replacement technique for security application in TCP/IP
    Madhavapandian, S.
    MaruthuPandi, P.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 73
  • [47] An implementation of a Gigabit Ethernet AES encryption engine for application processing in SDR
    Denning, D
    Irvine, J
    Harold, N
    Dunn, P
    Devlin, M
    VTC2004-FALL: 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-7: WIRELESS TECHNOLOGIES FOR GLOBAL SECURITY, 2004, : 1963 - 1967
  • [48] Multiple Lookup Table-Based AES Encryption Algorithm Implementation
    Gong, Jin
    Liu, Wenyi
    Zhang, Huixin
    2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL II, 2010, : 212 - 214
  • [49] Multiple Lookup Table-Based AES Encryption Algorithm Implementation
    Gong, Jin
    Liu, Wenyi
    Zhang, Huixin
    INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE, 2012, 25 : 842 - 847
  • [50] Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA.
    Perez, Oscar
    Berviller, Yves
    Tanougast, Camel
    Weber, Serge
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 3278 - +