Implementation of Efficient Mix Column Transformation for AES encryption

被引：0

作者：

Priya, S. Sridevi Sathya ^{[1
]}

Junias, M. ^{[1
]}

Jenifer, Sarah S. ^{[1
]}

Lavanya, A. ^{[1
]}

机构：

[1] Karunya Univ, ECE, Coimbatore, Tamil Nadu, India

来源：

2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2018年

关键词：

Cryptography; Plain text; Cipher text; Mix column; Key expansion;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The National Institute of Standards and Technology(NIST) announced Rijndael as the new Advanced Encryption Standard(AES). DES algorithm was the predecessor of AES algorithm which was insecure because of force attacks. The AES is a symmetric block cipher. This encryption process consists of key expansion, Add Round Key, sub bytes, Shift Rows and mix column. This paper presents the survey of efficient cryptographic algorithms and implementation of efficient Mix Column in AES algorithm. Mix column transformation is the linear operation in which the state array matrix is multiplied with constant square matrix. LUT architecture is to be introduced in Mix Column in order to reduce the area. Also pipelining architecture is to be introduced in order to reduce the de;ay since the multiplication is the slow process which in-turn reduces the speed of whole AB encryption process.

引用

页码：95 / 100

页数：6

共 50 条

[31] A High Performance Hardware Implementation Image Encryption With AES Algorithm
Farmani, Ali
Jafari, Mohamad
Miremadi, Seyed Sohrab
THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
[32] Research of Database Encryption Based on Fast AES Algorithm Implementation
Li, Nan
ADVANCES IN COMPUTER SCIENCE, ENVIRONMENT, ECOINFORMATICS, AND EDUCATION, PT III, 2011, 216 : 31 - 35
[33] Area and Power optimisation for AES encryption module implementation on FPGA
Tuan Anh Pham
Hasan, Mohammad S.
Yu, Hongnian
PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON AUTOMATION AND COMPUTING (ICAC 12), 2012, : 14 - 19
[34] Implementation of Bitsliced AES Encryption on CUDA-Enabled GPU
Nishikawa, Naoki
Amano, Hideharu
Iwai, Keisuke
NETWORK AND SYSTEM SECURITY, 2017, 10394 : 273 - 287
[35] The Implementation of AES-CMAC Authenticated Encryption Algorithm on FPGA
Pirzada, Syed Jahanzeb Hussain
Murtaza, Abid
Hasan, Muhammad Noman
Xu, Tongge
Liu Jianwei
2019 IEEE 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING TECHNOLOGY (CCET), 2019, : 193 - 197
[36] A Further Optimized Mix Column Architecture Design for the Advanced Encryption Standard
Rupanagudi, Sudhir Rao
Bhat, Varsha G.
Darshan, G.
Darshan, S.
Vidya, Valliveti J.
Padmavathi, P.
Gurikar, Shreya K.
Sindhu, Nivedita
2019 11TH INTERNATIONAL CONFERENCE ON KNOWLEDGE AND SMART TECHNOLOGY (KST), 2019, : 181 - 185
[37] High performance implementation of Mixing of Column and inv Mixing of column for AES on FPGA
Parikh, Priyesh
Narkhede, Satish
2016 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY INFORMATION AND COMMUNICATION (ICCPEIC), 2016, : 174 - 179
[38] An Efficient Collision Power Attack on AES Encryption in Edge Computing
Niu, Yongchuan
Zhang, Jiawei
Wang, An
Chen, Caisen
IEEE ACCESS, 2019, 7 : 18734 - 18748
[39] High Throughput and Resource Efficient AES Encryption/Decryption for SANs
Wang, Yi
Ha, Yajun
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1166 - 1169
[40] AN EFFICIENT STEGANOGRAPHY ALGORITHM USING VISUAL CRYPTOGRAPHY AND AES ENCRYPTION
Andi, Velumurugan
Edeswaran, Logashanmugam
IIOAB JOURNAL, 2016, 7 (10) : 22 - 25

← 1 2 3 4 5 →