An evaluation of test structures for measuring the contact resistance of 3-D bonded interconnects

被引:11
|
作者
Lin, H. [1 ]
Smith, S. [1 ]
Stevenson, J. T. M. [1 ]
Gundlach, A. M. [1 ]
Dunare, C. C. [1 ]
Walton, A. J. [1 ]
机构
[1] Univ Edinburgh, Sch Engn & Elect, Part Inst Integrated Syst, Inst Integrated Micro & Nano Syst, Edinburgh EH9 3JF, Midlothian, Scotland
关键词
D O I
10.1109/ICMTS.2008.4509326
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper evaluates test structures designed to characterise electrical contacts between interconnect on bonded wafers. Both simulation and experimental measurements are used to explore the capability of a stacked Greek cross type test structure to extract the contact resistivity (p.) between two bonded conductive layers. It is concluded from the simulations and actual electrical measurements of the benchmark Kelvin structures that the stacked Greek cross can only be used where there is a relatively high specific contact resistivity. For the structures evaluated in this study, this was found to be greater than p(c) >= 9.0 x 10(-7) Omega center dot cm(2).
引用
收藏
页码:123 / 127
页数:5
相关论文
共 50 条
  • [21] 3-D perpendicular assembly of SWNTs for CMOS interconnects
    Kim, Tae-Hoon
    Yilmaz, Cihan
    Somu, Sivasubramanian
    Busnaina, Ahmed
    ELECTRONIC MATERIALS LETTERS, 2013, 9 (06) : 763 - 766
  • [22] Metrology and Inspection for 3-D Integrated Circuits and Interconnects
    Starikov, Alexander
    Ku, Yi-sha
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2014, 13 (01):
  • [23] THE SPACE OF CAUCHY-RIEMANN STRUCTURES ON 3-D COMPACT CONTACT MANIFOLDS
    Bland, John
    Duchamp, Thomas
    JOURNAL OF DIFFERENTIAL GEOMETRY, 2011, 88 (02) : 189 - 230
  • [24] Test chip for the development and evaluation of sensors for measuring stress in metal interconnects
    Terry, JG
    Smith, S
    Walton, AJ
    Gundlach, AM
    Stevenson, JTM
    Horsfall, AB
    Wang, K
    dos Santos, JMM
    Soare, SM
    Wright, NG
    O'Neill, AG
    Bull, SJ
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) : 255 - 261
  • [25] Contact Resistance Modeling of Sealed Relay Based on 3-D Topography Reduction
    Li, Wenhua
    Zhou, Lulu
    Kong, Meijuan
    Zhao, Caitian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (03): : 410 - 415
  • [26] Writing 3-D structures
    不详
    CHEMICAL & ENGINEERING NEWS, 2004, 82 (13) : 24 - 24
  • [27] Microfabricating 3-D structures
    Anon
    Chemical and Engineering News, 2001, 79 (10):
  • [28] Evidence for 3-D/2-D transition in advanced interconnects
    Guedj, C.
    Claret, N.
    Arnal, V.
    Aimadeddine, M.
    Barnes, J. P.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (01) : 64 - 68
  • [29] Measuring 3-D semiconductor packaging
    Metzger, Michael
    PHOTONICS SPECTRA, 2006, 40 (07) : 84 - 86
  • [30] Measuring 3-D semiconductor packaging
    Department of Industrial Microscopy and Metrology, Nikon Instruments Inc., Melville, NY, United States
    Photonics Spectra, 2006, 7 (84-86)