An evaluation of test structures for measuring the contact resistance of 3-D bonded interconnects

被引：11

作者：

Lin, H. ^{[1
]}

Smith, S. ^{[1
]}

Stevenson, J. T. M. ^{[1
]}

Gundlach, A. M. ^{[1
]}

Dunare, C. C. ^{[1
]}

Walton, A. J. ^{[1
]}

机构：

[1] Univ Edinburgh, Sch Engn & Elect, Part Inst Integrated Syst, Inst Integrated Micro & Nano Syst, Edinburgh EH9 3JF, Midlothian, Scotland

来源：

2008 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, CONFERENCE PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/ICMTS.2008.4509326

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper evaluates test structures designed to characterise electrical contacts between interconnect on bonded wafers. Both simulation and experimental measurements are used to explore the capability of a stacked Greek cross type test structure to extract the contact resistivity (p.) between two bonded conductive layers. It is concluded from the simulations and actual electrical measurements of the benchmark Kelvin structures that the stacked Greek cross can only be used where there is a relatively high specific contact resistivity. For the structures evaluated in this study, this was found to be greater than p(c) >= 9.0 x 10(-7) Omega center dot cm(2).

引用

页码：123 / 127

页数：5

共 50 条

[31] Failure analysis of 3-D woven and 3-D knitted structures
Jamil, Ahsan
Nikzad, Mostafa
Ruan, Dong
Masood, Syed
MATERIALS TODAY-PROCEEDINGS, 2021, 46 : 4672 - 4678
[32] Measuring the electrical resistivity and contact resistance of vertical carbon nanotube bundles for application as interconnects
Chiodarelli, Nicolo'
Masahito, Sugiura
Kashiwagi, Yusaku
Li, Yunlong
Arstila, Kai
Richard, Olivier
Cott, Daire J.
Heyns, Marc
De Gendt, Stefan
Groeseneken, Guido
Vereecken, Philippe M.
NANOTECHNOLOGY, 2011, 22 (08)
[33] A minimum-order boundary element method to extract the 3-D inductance and resistance of the interconnects in VLSI
方蜀州
王泽毅
ScienceinChina(SeriesF:InformationSciences), 2002, (06) : 453 - 461
[34] A minimum-order boundary element method to extract the 3-D inductance and resistance of the interconnects in VLSI
Shuzhou Fang
Zeyi Wang
Science in China Series F: Information Sciences, 2002, 45 (6): : 453 - 461
[35] A minimum-order boundary element method to extract the 3-D inductance and resistance of the interconnects in VLSI
Fang, SZ
Wang, ZY
SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2002, 45 (06): : 453 - 461
[36] A generalized algorithm for the capacitance extraction of 3-D VLSI interconnects
Zhu, ZH
Hong, W
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1999, 47 (10) : 2027 - 2030
[37] AT NEPCON WEST - 3-D INTERCONNECTS BOOST DENSITY AND PERFORMANCE
CHIN, S
ELECTRONIC PRODUCTS MAGAZINE, 1990, 32 (09): : 20 - &
[38] Towards 3-D Carbon-Based Heterogeneous Interconnects
Zheng, Jie
Wang, Xu-Chen
Zhao, Wen-Sheng
Wang, Gaofeng
Yin, Wen-Yan
Sun, Lingling
2015 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2015,
[39] Contact Resistance of 3D-Printed Interconnects to Thin-Film Metals for Advanced Packaging
Dawes, Jacob
Estenson, Alyssa
Johnston, Matthew L.
2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
[40] Modeling thermal stresses in 3-D IC interwafer interconnects
Zhang, Jing
Bloomfield, Max O.
Lu, Jian-Qiang
Gutmann, Ronald J.
Cale, Timothy S.
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (04) : 437 - 448

← 1 2 3 4 5 →