A novel vertical bottom-gate polysilicon thin film transistor with self-aligned offset

被引：0

作者：

Lai, CS ^{[1
]}

Lee, CL ^{[1
]}

Lei, TF ^{[1
]}

Chern, HN ^{[1
]}

机构：

[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 30039,TAIWAN

来源：

IEEE ELECTRON DEVICE LETTERS | 1996年 / 17卷 / 05期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel device structure for the vertical bottom polysilicon gate thin film transistor (TFT) with a self-align offset drain is proposed and demonstrated, The new VTFT allows a deep-submicron channel length, which is determined by the thickness of the active polysilicon film, not by the lithographic system resolution, The self-alignment offset drain reduces the leakage current, as a result, it exhibits good device performance.

引用

页码：199 / 201

页数：3

共 50 条

[41] Thermal Sensor Using Poly-Si Thin-Film Transistors With Self-Aligned and Offset Gate Structures
Kimura, Mutsumi
Taya, Jun
Nakashima, Akihiro
Sagawa, Yuki
IEEE SENSORS JOURNAL, 2013, 13 (05) : 1771 - 1774
[42] TWO-DIMENSIONAL EFFECTS IN THE BIPOLAR POLYSILICON SELF-ALIGNED TRANSISTOR
VERRET, DP
BRIGHTON, JE
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2297 - 2303
[43] Fabrication of self-aligned aluminum gate polysilicon thin-film transistors using low-temperature crystallization process
Ohno, Eizo, 1600, Publ by JJAP, Minato-ku, Japan (33):
[44] FABRICATION OF SELF-ALIGNED ALUMINUM GATE POLYSILICON THIN-FILM TRANSISTORS USING LOW-TEMPERATURE CRYSTALLIZATION PROCESS
OHNO, E
YOSHINOUCHI, A
HOSODA, T
ITOH, M
MORITA, T
TSUCHIMOTO, S
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1B): : 635 - 638
[45] Impact of planarized gate electrode in bottom-gate thin-film transistors
Dominguez, M. A.
Rosales, P.
Torres, A.
Flores, F.
Luna, J. A.
Alcantara, S.
Moreno, M.
REVISTA MEXICANA DE FISICA, 2016, 62 (03) : 223 - 228
[46] A novel vertical channel self-aligned split-gate flash memory
Wu, Dake
Zhou, Falong
Huang, Ru
Li, Yan
Cai, Yimao
Guo, Ao
Zhang, Xing
Wang, Yangyuan
SOLID-STATE ELECTRONICS, 2009, 53 (02) : 124 - 126
[47] Self-aligned N plus polysilicon-gate GaN MOSFETs
Matocha, K
Chow, TP
Gutmann, RJ
SILICON CARBIDE AND RELATED MATERIALS 2003, PRTS 1 AND 2, 2004, 457-460 : 1633 - 1636
[48] A self-aligned vertical HBT for thin SOISiGeCBiCMOS
Avenier, G
Schwartzmann, T
Chevalier, P
Vandelle, B
Rubaldo, L
Dutartre, D
Boissonnet, L
Saguin, F
Pantel, R
Frégonèse, S
Maneux, C
Zimmer, T
Chantre, A
PROCEEDINGS OF THE 2005 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2005, : 128 - 131
[49] DESIGN AND FABRICATION OF THE SELF-ALIGNED OPPOSED GATE SOURCE TRANSISTOR
RAUSCHENBACH, K
LEE, CA
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) : 219 - 225
[50] Characteristics of bottom-gate low temperature nanocrystalline silicon thin film transistor fabricated by hydrogen annealing of gate dielectric layer
Lee, Youn-Jin
Lee, Kyoung-Min
Hong, Wan-Shick
THIN SOLID FILMS, 2010, 518 (22) : 6311 - 6314

← 1 2 3 4 5 →