Macro-modeling for the compact simulation of single electron transistor using SIMPLORER

被引:6
|
作者
Troudi, M. [1 ]
Sghaier, Na. [2 ,3 ]
Boubaker, A. [1 ]
Souifi, A. [3 ]
Kalboussi, A. [1 ]
机构
[1] Fac Sci Monastir, Lab Microelect & Instrumentat UR 03 12 04, Monastir, Tunisia
[2] Inst Nat Ingn Nabeul, Equipe Elect UR 99 1322, Merazka 8000, Tunisia
[3] Inst Natl Sci Appl, Inst NAnotechnol Lyon INSA, F-69621 Villeurbanne, France
关键词
single electron transistor (SET); macro-model; SIMPLORER; quantizer; coulomb blockade;
D O I
10.1016/j.mejo.2007.09.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present analog and digital studies of the single electron transistor (SET), in which only one electron at the time is transferred through the circuit. In the first part of this paper, we show numerical simulations of fundamental characteristics of SET using MATLAB. As a second part of this work we develop a closely example of macro-model of SET using SIMPLORER. Our idea to concept this macro-model was based on the quantification of the output signal on the island level. In order to obtain a quantified output signal on the island we have modeled a quantum dots as a quantizer bloc. This signal quantified was correlated to the energy levels. This description of a model let us to valid our conception and to value the impact of quantizer bloc on the output response of the SET. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1156 / 1160
页数:5
相关论文
共 50 条
  • [1] SPICE macro-modeling for the compact simulation of single electron circuits
    Yu, YS
    Lee, HS
    Hwang, SW
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1998, 33 : S269 - S272
  • [2] Simulation of single-electron/CMOS hybrid circuits using SPICE macro-modeling
    Yu, YS
    Jung, YI
    Park, JH
    Hwang, SW
    Ahn, D
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S991 - S994
  • [3] Macro-modeling of transistor level receiver circuits
    Mutnury, B
    Swaminathan, M
    Cases, M
    Pham, N
    de Araujo, DN
    Matoglu, E
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 243 - 246
  • [4] Macro-Modeling for N-Type Feedback Field-Effect Transistor for Circuit Simulation
    Oh, Jong Hyeok
    Yu, Yun Seop
    MICROMACHINES, 2021, 12 (10)
  • [5] Compact macro-modeling for on-chip RF passive components
    Yu, H
    He, L
    Tan, SXD
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1195 - 1199
  • [6] An Improved Macro-Model for Simulation of Single Electron Transistor (SET) Using HSPICE
    Karimian, M.
    Dousti, M.
    Pouyan, M.
    Faez, R.
    IEEE TIC-STH 09: 2009 IEEE TORONTO INTERNATIONAL CONFERENCE: SCIENCE AND TECHNOLOGY FOR HUMANITY, 2009, : 1000 - 1004
  • [7] Energy macro-modeling of embedded microprocessor using SystemC
    Xi, Jinwen
    Huang, Zhaohui
    Zhong, Peixin
    2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005), 2005, : 554 - 559
  • [8] A modified macro model approach for SPICE based simulation of single electron transistor
    Arpita Ghosh
    Amit Jain
    N. Basanta Singh
    Subir Kumar Sarkar
    Journal of Computational Electronics, 2016, 15 : 400 - 406
  • [9] A modified macro model approach for SPICE based simulation of single electron transistor
    Ghosh, Arpita
    Jain, Amit
    Singh, N. Basanta
    Sarkar, Subir Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 400 - 406
  • [10] A novel broadband macro-modeling using piecewise vector fitting
    Zhang, Weidong
    Xie, Shuguo
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2017, 12 (01) : 80 - 86