Macro-modeling for the compact simulation of single electron transistor using SIMPLORER

被引:6
|
作者
Troudi, M. [1 ]
Sghaier, Na. [2 ,3 ]
Boubaker, A. [1 ]
Souifi, A. [3 ]
Kalboussi, A. [1 ]
机构
[1] Fac Sci Monastir, Lab Microelect & Instrumentat UR 03 12 04, Monastir, Tunisia
[2] Inst Nat Ingn Nabeul, Equipe Elect UR 99 1322, Merazka 8000, Tunisia
[3] Inst Natl Sci Appl, Inst NAnotechnol Lyon INSA, F-69621 Villeurbanne, France
关键词
single electron transistor (SET); macro-model; SIMPLORER; quantizer; coulomb blockade;
D O I
10.1016/j.mejo.2007.09.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present analog and digital studies of the single electron transistor (SET), in which only one electron at the time is transferred through the circuit. In the first part of this paper, we show numerical simulations of fundamental characteristics of SET using MATLAB. As a second part of this work we develop a closely example of macro-model of SET using SIMPLORER. Our idea to concept this macro-model was based on the quantification of the output signal on the island level. In order to obtain a quantified output signal on the island we have modeled a quantum dots as a quantizer bloc. This signal quantified was correlated to the energy levels. This description of a model let us to valid our conception and to value the impact of quantizer bloc on the output response of the SET. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1156 / 1160
页数:5
相关论文
共 50 条
  • [21] Programmable Single Electron Transistor: A modified Macro-model & its Applications
    Biswas, Disha
    Priyoti, Anika Tabassum
    Khosru, Quazi Deen Mohd
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 1106 - 1109
  • [22] A new tool for simulation of single electron transistor based microprocessor using vector file
    Patel R.
    Agarwal Y.
    Parekh R.
    Nanoscience and Nanotechnology - Asia, 2020, 10 (04): : 493 - 500
  • [23] Fragility Estimation and Comparison Using IDA and Simplified Macro-Modeling of In-Plane Shear in Old MasonryWalls
    Morais, Eduardo Charters
    Vigh, Laszlo Gergely
    Kraehling, Janos
    DYNAMICAL SYSTEMS: MODELLING, 2016, 181 : 277 - 291
  • [24] Modeling and Simulation of AlPN/GaN High Electron Mobility Transistor
    Hamza, Husna
    Jarndal, Anwar
    ADVANCED THEORY AND SIMULATIONS, 2025,
  • [25] DESIGN AND SIMULATION OF TWO BITS SINGLE-ELECTRON LOGIC CIRCUIT USING DOUBLE QUANTUM DOT SINGLE ELECTRON TRANSISTOR
    Udhiarto, Arief
    Tamam, Mohammad Ali
    Nuryadi, Ratno
    Hartanto, Djoko
    INTERNATIONAL JOURNAL OF TECHNOLOGY, 2014, 5 (02) : 152 - 158
  • [26] Numerical simulation of the HTSC-single electron transistor amplifier
    Shen, B
    Jiang, JF
    Cai, QY
    PHYSICA C, 1997, 282 : 2507 - 2508
  • [27] Analysis and simulation of Single Electron Transistor as an analogue frequency doubler
    Eskandarian, A.
    Rajeyan, Z.
    Ebrahimnezhad, H.
    MICROELECTRONICS JOURNAL, 2018, 75 : 52 - 60
  • [28] Quantum Monte Carlo simulation of the single electron transistor conductance
    Gelmont, B
    Woolard, D
    Williams, R
    2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, 2003, : 232 - 235
  • [29] EMC Macro-modeling of CMOS Inverter Using LECCS-I/O Model with Additional Current Source
    Iokibe, Kengo
    Ohsaki, Akihiro
    Toyota, Yoshitaka
    Koga, Ryuji
    Wada, Osami
    2008 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, 2008, : 554 - +
  • [30] Analysis and modeling of quantum capacitance on graphene single electron transistor
    Hosseini, Vahideh Khadem
    Dideban, Daryoosh
    Ahmadi, Mohammad Taghi
    Ismail, Razali
    INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2018, 32 (22):