Macro-modeling for the compact simulation of single electron transistor using SIMPLORER

被引：6

作者：

Troudi, M. ^{[1
]}

Sghaier, Na. ^{[2
,3
]}

Boubaker, A. ^{[1
]}

Souifi, A. ^{[3
]}

Kalboussi, A. ^{[1
]}

机构：

[1] Fac Sci Monastir, Lab Microelect & Instrumentat UR 03 12 04, Monastir, Tunisia

[2] Inst Nat Ingn Nabeul, Equipe Elect UR 99 1322, Merazka 8000, Tunisia

[3] Inst Natl Sci Appl, Inst NAnotechnol Lyon INSA, F-69621 Villeurbanne, France

来源：

MICROELECTRONICS JOURNAL | 2007年 / 38卷 / 12期

关键词：

single electron transistor (SET); macro-model; SIMPLORER; quantizer; coulomb blockade;

D O I：

10.1016/j.mejo.2007.09.007

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we present analog and digital studies of the single electron transistor (SET), in which only one electron at the time is transferred through the circuit. In the first part of this paper, we show numerical simulations of fundamental characteristics of SET using MATLAB. As a second part of this work we develop a closely example of macro-model of SET using SIMPLORER. Our idea to concept this macro-model was based on the quantification of the output signal on the island level. In order to obtain a quantified output signal on the island we have modeled a quantum dots as a quantizer bloc. This signal quantified was correlated to the energy levels. This description of a model let us to valid our conception and to value the impact of quantizer bloc on the output response of the SET. (C) 2007 Elsevier Ltd. All rights reserved.

引用

页码：1156 / 1160

页数：5

共 50 条

[31] Design and simulation of charge transport in single-electron transistor using TCAD numerical simulator
Singhal, Tarun
Singhal, Ankur
Chawla, Sunil
Bhatia, Vinay
CHINESE JOURNAL OF PHYSICS, 2021, 72 : 598 - 605
[32] Simulation of the nanoelectronic single-electron transistor and the nanoelectronic C-NOT single-electron gate
Zardalidis, George T.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1303 - 1306
[33] A New SPICE Macro-model for the Simulation of Single Electron Circuits
Karimian, Mohammad Reza
Dousti, Massoud
Pouyan, Mohammad
Faez, Rahim
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2010, 56 (04) : 1202 - 1207
[34] Macro-modeling of non-linear I/O drivers using spline functions and finite time difference approximation
Mutnury, B
Swaminathan, M
Libous, J
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 273 - 276
[35] MOS-like approach for compact modeling of High-Electron-Mobility Transistor
Vaysset, Adrien
Martinie, Sebastien
Triozon, Francois
Rozeau, Olivier
Jaud, Marie-Anne
Escoffier, Rene
Poiroux, Thierry
2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 221 - 224
[36] A computationally efficient model of single electron transistor for analog IC simulation
Radwan, Mohammed S.
Marzouk, El-Said A.
Rehan, Sameh E.
Abdel-Fattah, Abdel-Fattah I.
MICROELECTRONICS JOURNAL, 2015, 46 (04) : 301 - 309
[37] Consideration of the "island" background charge in single-electron transistor simulation
Abramov, II
Novik, EG
SEMICONDUCTORS, 2001, 35 (04) : 474 - 476
[38] Novel simulation method of single electron transistor based on master equation
College of Electrical and Information Engineering, Hunan Univ., Changsha 410082, China
Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 1 (18-23):
[39] Consideration of the “island” background charge in single-electron transistor simulation
I. I. Abramov
E. G. Novik
Semiconductors, 2001, 35 : 474 - 476
[40] Reduced Master Equation for Modeling of Ferromagnetic Single-Electron Transistor
Asgari, Sommayeh
Faez, Rahim
MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 3103 - 3110

← 1 2 3 4 5 →