A DSP HEVC decoder implementation based on OpenHEVC

被引：0
|
作者：
Pescador, F. [1 ]
Cano, J. P. [1 ]
Garrido, M. J. [1 ]
Juarez, E. [1 ]
Raulet, M. [2 ]
机构：
[1] Univ Politecn Madrid, Software Technol & Multimedia Syst Res Ctr CITSEM, E-28040 Madrid, Spain
[2] IETR, INSA, Rennes, France
来源：
2014 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE) | 2014年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The new High Efficiency Video Codec (HEVC) standard will replace H.264 soon in consumer multimedia applications. The open source project OpenHEVC is working on an efficient implementation of the HEVC decoder in C language. In this paper, an HEVC decoder based on OpenHEVC for DSP technology is presented. The tests show that it outperforms by 2.3 a previously developed HM9.0-based decoder for the same DSP.
引用
收藏
页码：63 / 64
页数：2
相关论文
共 50 条
  • [21] Real-time HEVC decoding with OpenHEVC and OpenMP
    Pescador, F.
    Chavarrias, M.
    Garrido, M.
    Malagon, J.
    Sanz, C.
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2017,
  • [22] The implementation of turbo decoder on DSP in WCDMA system
    Song, YS
    Liu, GY
    Huiyang
    2005 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING PROCEEDINGS, VOLS 1 AND 2, 2005, : 1281 - 1283
  • [23] A DVFS BASED HEVC DECODER FOR ENERGY-EFFICIENT SOFTWARE IMPLEMENTATION ON EMBEDDED PROCESSORS
    Nogues, Erwan
    Berrada, Romain
    Pelcat, Maxime
    Menard, Daniel
    Raffin, Erwan
    2015 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA & EXPO (ICME), 2015,
  • [24] Implementation of in-loop filter for HEVC decoder on reconfigurable processor
    Liu, Leibo
    Chen, Yingjie
    Deng, Chenchen
    Yin, Shouyi
    Wei, Shaojun
    IET IMAGE PROCESSING, 2017, 11 (09) : 685 - 692
  • [25] DSP-based implementation of soft Viterbi decoder for power line communications
    Bali, Mohamed Chaker
    Rebai, Chiheb
    2014 IEEE 11TH CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), 2014,
  • [26] Implementation of H.264 decoder on sandblaster DSP
    Ramadurai, V
    Jinturkar, S
    Moudgill, M
    Glossner, J
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 694 - 698
  • [27] Design and Implementation of a Pipelined Instruction Decoder for an ASIP DSP
    Rekha, Shanthi S.
    Chitra, Hema S.
    Kandaswamy, A.
    INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 2237 - 2243
  • [28] Fast DSP Implementation of a Low Complexity LDPC Decoder
    Razi, Mouhcine
    Benhayoun, Mhammed
    Mansouri, Anas
    Madi, Abdessalam Ait
    Ahaitouf, Ali
    2019 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2019,
  • [29] Single Chip 8K HEVC Decoder Architecture and Implementation
    Nakajima, Masaitsu
    PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV), 2017, : 75 - 75
  • [30] An Optimized SIMD Implementation of the HEVC/H.265 Video Decoder
    Bariani, M.
    Lambruschini, P.
    Raggio, M.
    Pezzoni, L.
    2014 WIRELESS TELECOMMUNICATIONS SYMPOSIUM (WTS), 2014,
12345