A DVFS BASED HEVC DECODER FOR ENERGY-EFFICIENT SOFTWARE IMPLEMENTATION ON EMBEDDED PROCESSORS

被引:0
|
作者
Nogues, Erwan [1 ]
Berrada, Romain [1 ]
Pelcat, Maxime [1 ]
Menard, Daniel [1 ]
Raffin, Erwan [1 ]
机构
[1] INSA, IETR, Rennes, France
关键词
HEVC; low power; DVFS;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Software video decoders for mobile devices are now a reality thanks to recent advances in Systems-on-Chip (SoC). The challenge has now moved to designing energy efficient systems. In this paper, we propose a light Dynamic Voltage Frequency Scaling (DVFS)-enabled software adapted to the much varying processing load of High Efficiency Video Coding (HEVC) real-time decoding. We analyze a practical evaluation of a HEVC decoder using our proposal on a Samsung Exynos low-power SoC widely used in portable devices. Experimental results show more than 50% of power savings on a real-time decoding when compared to the same software managed by the OnDemand Linux power management. For mobile applications, the proposed method can achieve 720p video HEVC decoding at 60 frames per second consuming approximately 1.1W with pure software decoding on a general purpose processor.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Efficient DVFS for low power HEVC software decoder
    Nogues, Erwan
    Heulot, Julien
    Herrou, Glenn
    Robin, Ladislas
    Pelcat, Maxime
    Menard, Daniel
    Raffin, Erwan
    Hamidouche, Wassim
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (01) : 39 - 54
  • [2] Efficient DVFS for low power HEVC software decoder
    Erwan Nogues
    Julien Heulot
    Glenn Herrou
    Ladislas Robin
    Maxime Pelcat
    Daniel Menard
    Erwan Raffin
    Wassim Hamidouche
    Journal of Real-Time Image Processing, 2017, 13 : 39 - 54
  • [3] Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture
    Gong, Fan
    Ju, Lei
    Zhang, Deshan
    Zhao, Mengying
    Jia, Zhiping
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [4] Energy-efficient multi-processor implementation of embedded software
    Hua, SX
    Qu, G
    Bhattacharyya, SS
    EMBEDDED SOFTWARE, PROCEEDINGS, 2003, 2855 : 257 - 273
  • [5] A scheduling selection process for energy-efficient task execution on DVFS processors
    Rauber, Thomas
    Ruenger, Gudula
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (19):
  • [6] Vector Processors for Energy-Efficient Embedded Systems
    Dabbelt, Daniel
    Schmidt, Colin
    Love, Eric
    Mao, Howard
    Karandikar, Sagar
    Asanovic, Krste
    THIRD ACM INTERNATIONAL WORKSHOP ON MANY-CORE EMBEDDED SYSTEMS (MES 2016), 2016, : 10 - 16
  • [7] Highly Optimized Implementation of HEVC Decoder for General Processors
    Meng, Shengbin
    Duan, Yizhou
    Sun, Jun
    Guo, Zongming
    2014 IEEE 16TH INTERNATIONAL WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING (MMSP), 2014,
  • [8] Energy-Efficient Operation of Multicore Processors by DVFS, Task Migration, and Active Cooling
    Hanumaiah, Vinay
    Vrudhula, Sarma
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (02) : 349 - 360
  • [9] Energy-Efficient Trace Reuse Cache for Embedded Processors
    Tsai, Yi-Ying
    Chen, Chung-Ho
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (09) : 1681 - 1694