共 50 条
- [23] From UML State Machines to Verifiable Lotos Specifications INNOVATIVE COMPUTING TECHNOLOGY, 2011, 241 : 121 - 129
- [25] Model transformation from coloured Petri nets with prioritized transitions to B machines 2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND SYSTEMS MANAGEMENT (IESM), 2015, : 19 - 28
- [26] Towards Embedded Systems Formal Verification Translation from SysML into Petri Nets PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 420 - 423
- [27] Enhanced Code Generation from UML Composite State Machines PROCEEDINGS OF THE 2014 2ND INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT (MODELSWARD 2014), 2014, : 235 - 245
- [29] A concurrency-preserving translation from time Petri nets to networks of timed automata Formal Methods in System Design, 2012, 40 : 330 - 355
- [30] From UML 2 Sequence Diagrams to State Machines by Graph Transformation JOURNAL OF OBJECT TECHNOLOGY, 2011, 10