From UML State Machines to Petri nets: History Attribute Translation Strategies

被引：0
|
作者：
Pais, Rui [1 ,2 ,3 ]
Gomes, Luis [1 ,2 ]
Barros, Joao Paulo [2 ,3 ]
机构：
[1] Univ Nova Lisboa, Fac Sci & Technol, P-1200 Lisbon, Portugal
[2] Univ Nova Lisboa, Ctr Technol & Syst, Lisbon, Portugal
[3] Escola Super Tecnol Gestao, Inst Politecn Beja, Lisbon, Portugal
来源：
IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY | 2011年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper presents a set of translation strategies from state machines using the history attribute to a class of non-autonomous Petri nets named Input-Output Place Transition Nets (IOPT nets). IOPT nets extend the well-known low-level Petri net class of place transition nets with input and output signals and events. Other state machine elements translation mechanisms were already proposed and are here revised and improved to support the last available version of UML (UML 2.4 - Beta 2, March 2011). There are various goals that we intend to achieve with the translation from state machines to IOPT nets: benefit from the integration on a Petri net-based framework for the development of embedded systems using co-design techniques allowing generation of code for different platforms and languages; contribution for the development of tools to create, edit, verify proprieties, optimize, support model transformation, execute and visualize UML state machines.
引用
收藏
页码：3776 / 3781
页数：6
相关论文
共 50 条
  • [31] Design of Reconfigurable Logic Controllers from Hierarchical UML State Machines
    Adamski, Marian
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 82 - +
  • [32] Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets
    Adel Mahfoudhi
    Walid Karamti
    The Journal of Supercomputing, 2015, 71 : 3637 - 3667
  • [33] Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets
    Mahfoudhi, Adel
    Karamti, Walid
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (10): : 3637 - 3667
  • [34] A Proven Translation from a UML State Machine Subset to Timed Automata
    Peres, Florent
    Ghazel, Mohamed
    ACM Transactions on Embedded Computing Systems, 2024, 23 (05)
  • [35] Synthesis of state machine diagrams from communication diagrams using Petri nets
    Miyamoto, Toshiyuki
    Kurahata, Hiroyuki
    Fujii, Taku
    Hosokawa, Ryoji
    INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2010, 6 (1-2) : 39 - 46
  • [36] Digital hardware implementation of Petri net based specifications:: Direct translation from safe automation Petri nets to circuit elements
    Uzam, M
    Avci, M
    Yalçin, MK
    DESDES '1: PROCEEDINGS OF THE INTERNATIONAL WORKSHOP ON DISCRETE-EVENT SYSTEM DESIGN, 2001, : 25 - 33
  • [37] Metamodel-based transformation from UML state machines to DEVS models
    Gonzalez, Ariel
    Luna, Carlos
    Cuello, Roque
    Perez, Marcela
    Daniele, Marcela
    PROCEEDINGS OF THE 2014 XL LATIN AMERICAN COMPUTING CONFERENCE (CLEI), 2014,
  • [38] An Approach for Synthesizing Intelligible State Machine Models from Choreography Using Petri Nets
    Miyamoto, Toshiyuki
    Hasegawa, Yasuwo
    Oimura, Hiroyuki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (05): : 1171 - 1180
  • [39] DaGen: A tool for automatic translation from DAML-S to high-level Petri nets
    Moldt, D
    Ortmann, J
    FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, PROCEEDINGS, 2004, 2984 : 209 - 213
  • [40] From non-autonomous Petri net models to executable state machines
    Barros, Joao Paulo
    Gomes, Luis
    2019 IEEE 28TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2019, : 1638 - 1643
12345