Performance Improvement of Radix-4 Booth Multiplier on Negative Partial Products

被引:0
|
作者
Li, Yang [1 ]
Tang, Xiqin [2 ]
Liu, Wanting [1 ]
Qiao, Shushan [2 ]
Zhou, Yumei [2 ]
Shang, Delong [2 ]
机构
[1] Univ Chinese Acad Sci, Nanjing Inst Intelligent Technol IMECAS, Nanjing, Peoples R China
[2] Chinese Acad Sci, Nanjing Inst Intelligent Technol IMECAS, Inst Microelect, Nanjing, Peoples R China
关键词
booth multiplier; booth algorithm; negative partial product; positive partial product; low power;
D O I
10.1109/ICICM54364.2021.9660365
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The traditional Booth decoding applied in Radix-4 Booth multiplier algorithm, introduces a lot of complement operations during processing negative partial products, which increases the design complexity and deteriorates the system performance. To handle this issue, combinations of the classification partial products are analyzed to eliminate the complement conversion in certain situations. Based on this algorithm, an improved 16X16 Radix-4 Booth multiplier with a novel two-stage decoding process is proposed. The design is implemented with Synopsys Design Compiler under SMIC CMOS 55nm technology. The synthesis results show that this work has improvement on reducing the power consumption, boosting the working speed, and narrowing the circuit size.
引用
收藏
页码:222 / 226
页数:5
相关论文
共 50 条
  • [1] Reversible Radix-4 Booth Multiplier for DSP Applications
    Nagamani, A. N.
    Nikhil, R.
    Nagaraj, Manish
    Agrawal, Vinod Kumar
    2016 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS (SPCOM), 2016,
  • [2] On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding
    Pilipovic, Ratko
    Bulic, Patricio
    IEEE ACCESS, 2020, 8 : 64578 - 64590
  • [3] Implementation of 128-bit Radix-4 Booth Multiplier
    Rooban, S.
    Nagesh, M.
    Prasanna, M. V. S. L.
    Rayudu, K.
    Sai, G. Dheeraj
    2021 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2021,
  • [4] Implementation of Booth Multiplier Algorithm using Radix-4 in FPGA
    Mokhtar, Anis Shahida
    Ping, Chew Sue
    Din, Muhamad Faiz Md
    Makmor, Nazrul Fariq
    Mahadi, Muhammad Asyraf Che
    JURNAL KEJURUTERAAN, 2021, 4 (01): : 161 - 165
  • [5] A Hybrid 4-bit Radix-4 Low Power Booth Multiplier With High Performance
    Katariya, Saurabh
    Singhal, Manish
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [6] Design of an Accurate, Cost-effective Radix-4 Booth Multiplier
    Agarwal, Riya
    Jayakrishna, Sanjana
    Sivaselvan, N.
    2021 IEEE INTERNATIONAL IOT, ELECTRONICS AND MECHATRONICS CONFERENCE (IEMTRONICS), 2021, : 14 - 19
  • [7] A scalable counterflow-pipelined asynchronous radix-4 booth multiplier
    Hensley, J
    Lastra, A
    Singh, M
    11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 128 - 137
  • [8] High Speed Full Custom Parallel Multiplier Based on Radix-4 Booth
    Arthanto, Yashael F.
    Ibad, Sayyid I.
    Adiono, Trio
    2019 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD 2019): FUTURE SMART DEVICES AND NANOTECHNOLOGY FOR MICROELECTRONICS, 2019,
  • [9] A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism
    Chang, Yen-Jen
    Cheng, Yu-Cheng
    Liao, Shao-Chi
    Hsiao, Chun-Huo
    IEEE ACCESS, 2020, 8 : 114842 - 114853
  • [10] High Energy Efficiency Radix-4 Booth Multiplier with Zero Encoding Skipping Mechanism
    Zhu, Xinyu
    Li, Hongge
    Song, Yinjie
    Chen, Yuhao
    Guo, Xiaoyu
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 228 - 233