A 1-V Low-Noise Readout Front-End for Biomedical Applications in 0.18-μm CMOS

被引：0

作者：

Chou, Chien-Jung ^{[1
]}

Kuo, Bing-Jye ^{[1
]}

Chen, Li-Guang ^{[1
]}

Hsiao, Po-Yun ^{[1
]}

Lin, Tsung-Hsien ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, Taipei 10764, Taiwan

来源：

2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年

关键词：

INSTRUMENTATION AMPLIFIER; OFFSET;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a 1-V and low-noise readout front-end for biomedical applications. The key to this low-voltage and low-power operation is the current-mode instrumentation amplifier (CMIA). To reject the DC offset, an active-RC integrator with the subthreshold-biased PMOS as high resistance is included in the CMIA and forms the offset cancellation loop. The nested-chopper technique is applied to reduce the flicker noise and improve the common-mode rejection ratio (CMRR). A proposed third-order G(m)-C low-pass filter (LPF) is incorporated to remove the modulated noise by the choppers. Furthermore, a digitally programmable gain stage is incorporated to provide adjustable gain range for the readout front-end. The overall readout front-end has a bandwidth of 140 Hz and achieves 125-dB CMRR, 90-dB power-supply rejection ratio (PSRR), and 6-nV/rtHz input-referred noise density. The readout front-end is fabricated in a 0.18-mu m CMOS process. Total power consumption is 182 mu W from a 1-V supply.

引用

页码：295 / 298

页数：4

共 50 条

[1] Design and Characterization of a Low-Noise Front-End Readout ASIC in 0.18-μm CMOS Technology for CZT/Si-PIN Detectors
Gao, W.
Li, S.
Duan, Y.
Huang, P.
Li, Z.
Yao, Y.
Li, X.
Hu, Y.
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (05) : 1203 - 1211
[2] A 0.18-μm CMOS selective receiver front-end for UWB applications
Cusmai, Giuseppe
Brandolini, Massimo
Rossi, Paolo
Svelto, Francesco
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1764 - 1771
[3] A 1-V 5 GHz variable gain low noise amplifier in 0.18-μm CMOS
Alam, Shaikh K.
DeGroat, Joanne
[J]. 2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 202 - +
[4] A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-μm CMOS
Cassan, DJ
Long, JR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) : 427 - 435
[5] An Analog Front-End Circuit for CO2 Sensor Readout in 0.18-μm CMOS Process
Lin, Deng-Kai
Tu, Chih-Chan
Kuo, Shih-Kai
Lin, Tsung-Hsien
[J]. 2019 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2019,
[6] A Dual-Mode, Low-Power and Low-Noise 0.18μm CMOS Front-End for Optical Biosensors
Trabelsi, A.
Boukadoum, M.
Siaj, M.
[J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2405 - 2408
[7] A fully integrated analog front-end macro for cable modem applications in 0.18-μm CMOS
Wiesbauer, A
Clara, M
Harteneck, M
Pötscher, T
Seger, B
Sandner, C
Fleischhacker, C
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) : 866 - 873
[8] SENSROC11: a Low-Noise Analog Front-End Readout Circuit in 0.18 μm CMOS Technology for CZT/Si-PIN Detectors
Gao, W.
Li, S.
Duan, Y.
Li, Z.
Li, X.
Hu, Y.
[J]. 2017 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2017,
[9] A 2.4-GHz Low-IF Front-end Receiver in 0.18-μm CMOS for IEEE 802.15.4 WPAN Applications
Wei Bao-lin
Dai Yu-jie
Zhang Xiao-xing
Lu Ying-jie
[J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1137 - 1140
[10] A Low-Noise Stacked Differential Optical Receiver in 0.18-μm CMOS
Huang, Wei
Liu, Xiangwen
Shi, Yongjun
Li, Dan
Zhang, Bing
Gui, Xiaoyan
Geng, Li
[J]. 2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 890 - 893

← 1 2 3 4 5 →